Single Channel Current and Voltage Output DAC with Hart Connectivity

Features

- TPC2201: 16-bit Resolution and Monotonicity
  TPC2200: 12-bit Resolution and Monotonicity
- Current Output Ranges: 4 mA to 20 mA, 0 mA to 20 mA, or 0 mA to 24 mA
  - Maximum ±0.06% FSR Total Unadjusted Error (TUE)
  - ±5.5 ppm FSR/°C Output Drift
- Voltage Output Ranges: 0 V to 5 V, 0 V to 10 V, ±5 V, or ±10 V
  - 10% Over-range Available
  - Maximum ±0.07% FSR Total Unadjusted Error (TUE)
  - ±1.5 ppm FSR/°C Output Drift
- Flexible Serial Digital Interface
- On-chip Output Fault Detection
  - CRC Check
  - Watchdog Timer
  - Current Output Open Circuit Alarm or Compliance Voltage Violation
  - Over Temperature
- On-chip Reference: 4 ppm/°C
- Optional Regulated DV_{CC} Output
- Asynchronous Clear Function
- Power Supply Range
  - AV_{DD}: 10 V to 50 V
  - AV_{SS}: −30 V to −3 V/0 V
- Current Loop Compliance Voltage: AV_{DD} – 2 V
- Temperature Range: −40°C to +125°C
- ETSSOP and QFN Packages

Applications

- Industrial Automation
- Process Control
- PLC and DCS

Description

The TPC2201 and the TPC2200 are 16-bit and 12-bit, cost-effective, precision, fully integrated digital-to-analog converters (DACs), specifically designed to meet the needs of industrial process control applications. It has a programmable current source and a programmable voltage output.

The device offers a programmable output current range that can be set to 4 mA to 20 mA, 0 mA to 20 mA, or an overrange function of 0 mA to 24 mA. For the QFN version, a CAP2 pin is included to allow HART signals to be coupled on the current output.

The voltage output is available from a separate pin and can be configured to provide a range of 0 V to 5 V, 0 V to 10 V, ±5 V, or ±10 V, with an over-range capability of 10% on all ranges. The analog outputs are protected against short circuits and open circuits.

The flexible serial interface of the device is compatible with SPI protocol and can operate in a 3-wire mode to minimize the digital isolation needed in isolated applications.

Additionally, the device includes a power-on-reset function to ensure it powers up in a known state. It also features an asynchronous clear pin (CLEAR) that, when activated, sets the outputs to zero-scale/midscale voltage or the low end of the selected current range.

Typical Application Circuit



Table of Contents

Product Family Table

Order Number	Resolution	Output	Package
TPC2201-QFER	16	Current/Voltage	QFN6X6-40
TPC2200-QFER (1)	12	Current/Voltage	QFN6X6-40
TPC2201-TSDR	16	Current/Voltage	ETSSOP24
TPC2200-TSDR	12	Current/Voltage	ETSSOP24

(1) For future products, contact the 3PEAK factory for more information and samples.

Revision History

Date	Revision	Notes
2024-12-23	Rev.A.0	Initial released version.
2025-03-24	Rev.A.1	Updated the AIDD current, AISS current, and power dissipation. Updated the accuracy for voltage output and AC Performance Characteristics datas. Corrected the status register. Added two new part numbers.
2025-10-31	Rev.A.2	Updated the DNL specification. Updated the pin diagram for the QFN package. Updated the Thermal Information.
2025-12-19	Rev.A.3	The following updates are all about the new datasheet formats or typos, and the actual product remains unchanged. Updated Order Information.

Pin Configuration and Functions

QFN6X6-40
Top View



ETSSOP24
Top View



Table 1. Pin Function Descriptions

Pin No.		Pin Name	Description
ETSSOP	QFN		
1	37	AV_{SS}	Negative Analog Supply Pin. This pin can be connected to 0 V if the output voltage range is unipolar.
2	39	DV_{CC}	Digital Supply Pin. Voltage ranges from 2.7 V to 5.5 V. This pin can also be configured as a 4.5 V LDO output by leaving the DV_{CC} SELECT pin floating.
3	2	$\overline{FAULT}$	Fault Alert. This pin is asserted low when an open circuit is detected in current mode/an overtemperature/CRC/Watchdog Timer error is detected. Open drain output must be connected to a pull-up resistor.
4, 12	3, 15	GND	These pins must be connected to 0 V.
18	1,10, 11, 14,19, 20,21, 22, 25, 30,31, 35, 38, 40	NC	No Connection. Do not connect to these pins.
5	4	CLEAR SELECT	Selects the voltage output clear value, either zero-scale or midscale code.
6	5	CLEAR	Active High Input. Asserting this pin sets the current output to the bottom of the selected range or sets the voltage output to the user selected value (zero-scale or midscale).
7	6	LATCH	Positive Edge Sensitive Latch. A rising LATCH edge parallel loads the input shift register data into the DAC register, also updating the output.
8	7	SCLK	Serial Clock Input. Data is clocked into the shift register on the rising edge of SCLK. This operates at clock speeds of up to 30 MHz.
9	8	SDIN	Serial Data Input. Data must be valid on the rising edge of SCLK.
10	9	SDO	Serial Data Output. Used to clock data from the serial register in daisy-chain or readback mode. Data is valid on the rising edge of SCLK. Should be pulled up by resistors when using Daisy Chain mode.
11	12, 13	GND	Ground Reference Pin.
13	16	R_{SET}	An external, precision, low drift 15 kΩ current setting resistor can be connected to this pin to improve the IOUT temperature drift performance.
14	17	REFOUT	Internal Reference Voltage Output. REFOUT = 5 V ± 5 mV.
15	18	REFIN	External Reference Voltage Input. Reference input range is 4 V to 5 V. REFIN = 5 V for a specified performance.
16	23	DV_{CC} SELECT	When connected to GND, this pin disables the internal supply, and an external supply must be connected to the DVCC pin. Leave this pin unconnected to enable the internal supply. In this case, it is

Pin No.		Pin Name	Description
ETSSOP	QFN		
			recommended to connect a 0.1 μF capacitor between DVCC and GND.
17	24	C_{COMP}	Optional compensation capacitor connection for the voltage output buffer. Connecting a 4 nF capacitor between this pin and the VOUT pin allows the voltage output to drive up to 1 μF. It should be noted that the addition of this capacitor reduces the bandwidth of the output amplifier, increasing the settling time.
19	26	I_{OUT}	Current Output Pin.
20	27	BOOST	Optional External Transistor Connection. Connecting an external transistor reduces the power dissipated in the device.
N/A	28, 29	CAP1, CAP2	Connection for Optional Output Filtering Capacitor.
21	32	V_{OUT}	Buffered Analog Output Voltage. The output amplifier is capable of directly driving a 1 kΩ, 2000 pF load.
22	33	$+V_{SENSE}$	Sense connection for the positive voltage output load connection.
23	34	$-V_{SENSE}$	Sense connection for the negative voltage output load connection.
24	36	AV_{DD}	Positive Analog Supply Pin. Voltage ranges from 10.8 V to 60 V.
-	-	E-pad	Negative Analog Supply Pin. Voltage ranges from –3 V to –24 V. This paddle can be connected to 0 V if the output voltage range is unipolar. The paddle can be left electrically unconnected provided that a supply connection is made at the AVSS pin. It is recommended that the paddle be thermally connected to a copper plane for enhanced thermal performance.

Specifications

Absolute Maximum Ratings (1)

Parameter		Min	Max	Unit
	AV_{DD} to GND	−0.3	65	V
	AV_{SS} to GND	−35	0.3	V
	AV_{DD} to AV_{SS}	−0.3	65	V
	DV_{CC} to GND	−0.3	6	V
	Digital Inputs to GND	−0.3	(DV_{CC} + 0.3 V) or 6 V (whichever is less)	V
	Digital Outputs to GND	−0.3	(DV_{CC} + 0.3 V) or 6 V (whichever is less)	V
	REFIN/REFOUT to GND	−0.3	6	V
	V_{OUT} to GND	AV_{SS}	AV_{DD}	V
	I_{OUT} to GND	−30	AV_{DD}	V
T_A	Operating Temperature Range	−40	125	°C
T_{STG}	Storage Temperature Range	−65	150	°C
T_J	Junction Temperature (T_J max)		125	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

ESD, Electrostatic Discharge Protection

Parameter		Condition	Minimum Level	Unit
HBM	Human Body Model ESD	ANSI/ESDA/JEDEC JS-001 (1)	4	kV
CDM	Charged Device Model ESD	ANSI/ESDA/JEDEC JS-002 (2)	1.5	kV

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Parameter		Min	Nom	Max	Unit
AV_{DD} (AV_{DD} + $\|AV_{SS}\|$ ≤ 52.8 V)		10		50	V
AV_{SS} (AV_{DD} + $\|AV_{SS}\|$ ≤ 52.8 V)		−30		0	V
DV_{CC}, Internal Regulator Disabled		2.7		5.5	V
Reference Input Voltage		4.95		5.05	V
Loop Compliance Voltage (Output = 24 mA)				AV_{DD} − 2	V
VIH, Digital Input High Voltage		2			V
VIL, Digital Input Low Voltage	3.6 V < DV_{CC} < 5.5 V			0.8	V
	2.7 V < DV_{CC}< 3.6 V			0.6	V
Specified Performance Temperature		−40		125	°C

Thermal Information

Package Type	$R_{\theta JA}$	$R_{\theta JC(top)}$	Unit
ETSSOP24	27.4	23.8	°C/W
QFN6x6-40	25.55	17.35	°C/W

$R_{\theta JA}$: Junction-to-Ambient Thermal Resistance.

$R_{\theta JC(top)}$: Junction-to-Case (top) Thermal Resistance.

Electrical Characteristics

All test conditions: AV_{DD} = 10.8 V to 26.4 V, AV_{SS} = −26.4 V to −3 V/0 V, AV_{DD} + |AV_{SS}| < 52.8 V, GND = 0 V, REFIN = 5 V external; DV_{CC} = 2.7 V to 5.5 V. V_{OUT}:R_{LOAD} = 1 kΩ, C_L = 200 pF, I_{OUT}: R_{LOAD} = 350 Ω; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Parameter	Test Conditions	Min	Typ	Max	Unit
Voltage Output					
Output Voltage Ranges		0		5	V
		0		10	V
		−5		5	V
		−10		10	V
Accuracy	Output Unloaded				
Resolution	TPC2201		16		Bits
	TPC2200		12		Bits
Total Unadjusted Error (TUE)	T_A = −40°C to +125°C	−0.1		0.1	%FSR
	T_A =25°C	−0.07		0.07	%FSR
Relative Accuracy (INL)	TPC2201 INL for the 0 V to 5 V and 0 V to 10 V ranges is measured beginning from Code 256 for the TPC2201	−0.008		0.008	%FSR
	INL for the 0 V to 5 V and 0 V to 10 V ranges is measured beginning from Code 16 for the TPC2200	−0.032		0.032	%FSR
Differential Nonlinearity (DNL)	T_A = −40°C to +125°C, guaranteed monotonic	−1		1.5	LSB
Bipolar Zero Error	T_A = −40°C to +125°C, bipolar output range	−7		7	mV
	T_A = 25°C, bipolar output range	−6	±4	6	mV
Bipolar Zero Error Temperature Coefficient (TC)	Bipolar Output Range		±0.5		ppm FSR/°C
Zero-Scale Error	T_A = −40°C to +125°C	−8		8	mV
	T_A = 25°C, Unipolar Range	−5	±2	5	mV
	T_A = 25°C, Bipolar Range	−6.5	±3	6.5	mV
Zero-Scale Error TC			±2		ppm FSR/°C
Offset Error	T_A = −40°C to +125°C, unipolar output range	−4		4	mV
	T_A = 25°C, unipolar output range	−1.5	±0.2	1.5	mV
Offset Error TC	Unipolar Output Range		±1		ppm FSR/°C

Parameter	Test Conditions	Min	Typ	Max	Unit
Gain Error	T_A = −40°C to +125°C	−0.07		0.07	%FSR
	T_A = 25°C	−0.06	±0.004	0.06	%FSR
Gain Error TC	T_A = −40°C to +125°C		±1.5		ppm FSR/°C
Full-Scale Error	T_A = −40°C to +125°C	−0.08		0.08	%FSR
	T_A = 25°C, Unipolar Range	−0.05	±0.01	0.05	%FSR
	T_A = 25°C, Bipolar Range	−0.07	±0.03	0.07	%FSR
Full-Scale Error TC	T_A = −40°C to +125°C		±1.5		ppm FSR/°C
Output Characteristics					
Headroom	Output unloaded		0.5	1	V
Output Voltage Drift vs. Time	Drift after 1000 hours, T_A = 125°C		90		ppm FSR
Short-Circuit Current			20		mA
Load		1			kΩ
Capacitive Load Stability	R_{LOAD} = ∞			20	nF
	R_{LOAD} = ∞ External compensation capacitor of 4 nF connected, and 15 ohm resistor connected in series with output pin, refer to Figure 79.			1	μF
DC Output Impedance			0.3		Ω
Power-On Time			10		μs
DC PSRR			90	130	μV/V
	Output unloaded		3	12	μV/V
Current Output					
Output Current Ranges		0		24	mA
		0		20	mA
		4		20	mA
Accuracy(Internal R_{SET})					
Resolution	TPC2201	16			Bits
	TPC2200	12			Bits
TUE	T_A = −40°C to +125°C	−0.3		0.3	%FSR
	T_A = 25°C	−0.06	±0.01	0.06	%FSR
INL	INL is measured beginning from Code 256 for the TPC2201	−0.024		0.024	%FSR
	INL is measured beginning from Code 16 for the TPC2200	−0.032		0.032	%FSR
DNL	T_A = −40°C to +125°C, guaranteed monotonic	−1		1.5	LSB
Offset Error	T_A = −40°C to +125°C	−0.27		0.27	%FSR
	T_A = 25°C	−0.02	±0.01	0.02	%FSR

Parameter	Test Conditions	Min	Typ	Max	Unit
Offset Error TC	T_A = −40°C to +125°C		±2.5		ppm FSR/°C
Gain Error	T_A = −40°C to +125°C TPC2201	−0.23		0.23	%FSR
	T_A = 25°C TPC2201	−0.05	±0.01	0.05	%FSR
	T_A = −40°C to +125°C TPC2200	−0.23		0.23	%FSR
	T_A = 25°C TPC2200	−0.05	±0.01	0.05	%FSR
Gain TC	T_A = −40°C to +125°C		±18		ppm FSR/°C
Full-Scale Error	T_A = −40°C to +125°C	−0.25		0.25	%FSR
	T_A = 25°C	−0.06	±0.01	0.06	%FSR
Full-Scale TC	T_A = −40°C to +125°C		±20		ppm FSR/°C
Accuracy (External R_{SET})					
Resolution	TPC2201	16			Bits
	TPC2200	12			Bits
TUE	T_A = −40°C to +125°C	−0.15		0.15	%FSR
	T_A = 25°C	−0.06	±0.01	0.06	%FSR
INL	INL is measured beginning from Code 256 for the TPC2201	-0.012		0.012	%FSR
	INL is measured beginning from Code 16 for the TPC2200	-0.032		0.032	%FSR
DNL	T_A = −40°C to +125°C, guaranteed monotonic	-1		1.5	LSB
Offset Error	T_A = −40°C to +125°C	-0.1		0.1	%FSR
	T_A = 25°C	-0.03		0.03	%FSR
Offset Error TC	T_A = −40°C to +125°C		±2.5		ppm FSR/℃
Gain Error	T_A = −40°C to +125°C	-0.1		0.1	%FSR
	T_A = 25°C	-0.05		0.05	%FSR
Gain TC			±5.5		ppm FSR/°C
Full-Scale Error	T_A = −40°C to +125°C	-0.15		0.15	%FSR
	T_A = 25°C	-0.06		0.06	%FSR
Full-Scale Error TC	TA =-40°C to +125°C		±7		ppm FSR/°C
Output Characteristics					
Current Loop Compliance Voltage		0		AVDD-2	V
Output Current Drift vs. Time	Internal RSET, Drift after 1000 hours, T_A = 125°C		50		ppm FSR
	External R_{SET} T_A = 25 °C, Drift after 1000 hours, T_A = 125°C		20		ppm FSR

Parameter	Test Conditions	Min	Typ	Max	Unit
Resistive Load				1500	Ω
Inductive Load			50		mH
DC PSRR			1		μA/V
Output Impedance			50		MΩ
Output Current Leakage When Output Disabled			2		nA
Reference Input/Output					
Reference Input					
Reference Input Voltage	For specified performance	4.95	5	5.05	V
DC Input Impedance			40		kΩ
Reference Output					
Output Voltage	T_A = 25°C	4.995	5	5.005	V
Reference TC			4	10	ppm/°C
Output Noise (0.1 Hz to 10 Hz)			11		μVp-p
Noise Spectral Density	At 10 kHz		300		nV/√Hz
Output Voltage Drift vs. Time	Drift after 1000 hours, T_A = 125°C		140		ppm
Capacitive Load			600		nF
Load Current			10		mA
Short-Circuit Current			20		mA
Load Regulation			95		ppm/mA
Digital Inputs					
Input High Voltage, VIH		2			V
Input Low Voltage, VIL				0.8	V
Input Current	Per pin	−1		1	μA
Pin Capacitance	Per pin		10		pF
Digital Outputs					
SDO					
Output Low Voltage, VOL	Sinking 200 μA			0.4	V
Output High Voltage, VOH	Sourcing 200 μA	DVCC−0.5			V
High Impedance Leakage Current		−1		1	μA
High Impedance Output Capacitance			5		pF
FAULT					
Output Low Voltage, VOL	10 kΩ pull-up resistor to DVCC			0.4	V
Output Low Voltage, VOL	At 2.5 mA		0.6		V
Output High Voltage, VOH	10 kΩ pull-up resistor to DVCC	3.6			V
Power Requirements					
DV_{CC}					

Parameter	Test Conditions	Min	Typ	Max	Unit
Input Voltage	Internal supply disabled	2.7		5.5	V
Output Voltage	DV_{CC} which can be overdriven up to 5.5 V		4.8		V
Output Load Current			10		mA
Short-Circuit Current			30		mA
Output Load Capacitor				1000	nF
AIDD	Outputs unloaded				
	Outputs disabled		1.2	1.8	mA
	Current output enabled		1.8	2.7	mA
	Voltage output enabled		2.3	3.5	mA
AISS	Outputs unloaded				
	Outputs disabled		0.26	0.4	mA
	Current output enabled		0.26	0.4	mA
	Voltage output enabled		0.88	2	mA
DICC	VIH = DV_{CC}, VIL = GND			1	mA
Power Dissipation	AV_{DD} = 50 V, AV_{SS} = 0 V, outputs unloaded		120		mW
	AV_{DD} = +30 V, AV_{SS} = −30V, outputs unloaded		100		mW

All test conditions: AV_{DD} = 10.8 V to 26.4 V, AV_{SS} = −26.4 V to −3 V/0 V, AV_{DD} + |AV_{SS}| < 52.8 V, GND = 0 V, REFIN = 5 V external; DV_{CC} = 2.7 V to 5.5 V. V_{OUT}:R_{LOAD} = 1 kΩ, C_L = 200 pF, I_{OUT}: R_{LOAD} = 350 Ω; all specifications T_{MIN} to T_{MAX}, unless otherwise noted. Voltage over range enabled.

Parameter	Test Conditions	Min	Typ	Max	Unit
Voltage Output					
Output Voltage Ranges		0		5.5	V
		0		11	V
		−5.5		5.5	V
		−11		11	V
Accuracy	Output Unloaded				
Resolution	TPC2201	16			Bits
	TPC2200	12			Bits
Total Unadjusted Error (TUE)	T_A = −40°C to +125°	−0.1		0.1	%FSR
	T_A = 25°C	−0.07		0.07	%FSR
Relative Accuracy (INL)	TPC2201 When the device is powered with AV_{SS} = 0 V, INL for the 0 V to 5.5 V and 0 V to 11 V ranges is measured beginning from Code 256	−0.008		0.008	%FSR
	TPC2200 When the device is powered with AV_{SS} = 0 V, INL for the 0 V to 5.5 V and 0 V to 11 V ranges is measured beginning from Code 16	−0.032		0.032	%FSR
Differential Nonlinearity (DNL)	Guaranteed monotonic	−1		1.5	LSB
Bipolar Zero Error	Bipolar output range	−7		7	mV
Bipolar Zero Error Temperature Coefficient (TC)	Bipolar output range		±0.5		ppm FSR/°C
Zero-Scale Error		−8		8	mV
Zero-Scale Error TC			±2		ppm FSR/°C
Offset Error	Unipolar output range	−4		4	mV
Offset Error TC	Unipolar output range		±2		ppm FSR/°C
Gain Error		−0.07		0.07	% FSR
Gain Error TC			±1.5		ppm FSR/°C
Full-Scale Error		−0.08		0.08	%FSR
Full-Scale Error TC			±1.5		ppm FSR/°C

All test conditions: AV_{DD} = 10.8 V to 26.4 V, AV_{SS} = −26.4 V to −3 V/0 V, AV_{DD} + |AV_{SS}| < 52.8 V, GND = 0 V, REFIN = 5 V external; DV_{CC} = 2.7 V to 5.5 V. V_{OUT}: R_{LOAD} = 1 kΩ, C_L = 200 pF, I_{OUT}: R_{LOAD} = 350 Ω; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 2. AC Performance Characteristics

Parameter	Test Cconditions	Min	Typ	Max	Unit
Dynamic Performance					
Voltage Output					
Output Voltage Settling Time	10 V step to ±0.03 %FSR		21		μs
	20 V step to ±0.03 %FSR		41		μs
	5 V step to ±0.03 %FSR		17		μs
	512 LSB step to ±0.03 %FSR (16-Bit LSB)		4.5		μs
Slew Rate			1		V/μs
Power-On Glitch Energy			25		nV-sec
Digital-to-Analog Glitch Energy			15		nV-sec
Glitch Impulse Peak Amplitude			6		mV
Digital Feedthrough			1		nV-sec
Output Noise (0.1 Hz to 10 Hz Bandwidth)	16-bit LSB		0.065		LSBp-p
Output Noise (100 kHz Bandwidth)			64.7		μVrms
1/f Corner Frequency			1		kHz
Output Noise Spectral Density	Measured at 10 kHz, midscale output, 10 V range		223		nV/√Hz
AC PSRR	200 mV 50 Hz/60 Hz sine wave superimposed on power supply voltage		−69		dB
Current Output					
Output Current Settling Time	16 mA step to 0.1% FSR		8		μs
	16 mA step to 0.1% FSR, L = 1 mH		14		μs
AC PSRR	200 mV 50 Hz/60 Hz sine wave superimposed on power supply voltage		−70		dB

Timing Requirements

All test conditions: AV_{DD} = 10.8 V to 26.4 V, AV_{SS} = −26.4 V to −3 V/0 V, AV_{DD} + |AV_{SS}| < 52.8 V, GND = 0 V, REFIN = 5 V external; DV_{CC} = 2.7 V to 5.5 V. V_{OUT}: R_{LOAD} = 1 kΩ, C_L = 200 pF, I_{OUT}: R_{LOAD} = 350 Ω; all specifications T_{MIN} to T_{MAX}, unless otherwise noted.

Table 3. Timing Characteristics

Parameter (1) (2) (3)		Min	Typ	Max	Unit
Write Mode					
t_1	SCLK cycle time	33			ns
t_2	SCLK low time	13			ns
t_3	SCLK high time	13			ns
t_4	LATCH delay time	14			ns
t_5	LATCH high time	5			μs
t_6	Data setup time	5			ns
t_7	Data hold time	5			ns
t_8	LATCH low time	40			ns
t_9	CLEAR pulse width	20			ns
t_{10}	CLEAR activation time			5	μs
Readback Mode					
t_{11}	SCLK cycle time	90			ns
t_{12}	SCLK low time	40			ns
t_{13}	SCLK high time	40			ns
t_{14}	LATCH delay time	13			ns
t_{15}	LATCH high time	40			ns
t_{16}	Data setup time	5			ns
t_{17}	Data hold time	5			ns
t_{18}	LATCH low time	40			ns
t_{19}	Serial output delay time ($C_{L\ SDO}$[4] = 15 pF)			35	ns
t_{20}	LATCH rising edge to SDO tristate ($C_{L\ SDO}$[4]= 15 pF)			35	ns
Daisy-Chain Mode					
t_{21}	SCLK cycle time	90			ns
t_{22}	SCLK low time	40			ns
t_{23}	SCLK high time	40			ns
t_{24}	LATCH delay time	13			ns
t_{25}	LATCH high time	40			uS
t_{26}	Data setup time	5			ns
t_{27}	Data hold time	5			ns
t_{28}	LATCH low time	40			ns

Parameter (1) (2) (3)		Min	Typ	Max	Unit
t_{29}	Serial output delay time ($C_{L\ SDO}$[4] = 15 pF)			35	ns

(1) Guaranteed by characterization; not production tested.

(2) All input signals are specified with $t_R = t_F$ = 5 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.

(3) $C_{L\ SDO}$ = capacitive load on SDO output.

Timing Diagrams



Figure 1. Write Mode Timing Diagram



Figure 2. Readback Mode Timing Diagram



Figure 3. Daisy-Chain Mode Timing Diagram

Typical Performance Characteristics

General



Figure 4. AI_{DD} vs. AV_{DD}



Figure 5. AI_{DD}/AI_{SS} vs. AV_{DD}/AV_{SS}



Figure 6. DVCC Output Voltage vs. Load Current



Figure 7. Reference Voltage vs. Load Current



Figure 8. Reference PSRR



Figure 9. Reference Turn-on Transient

Voltage Output



Figure 10. INL vs. DAC Code, Dual Supply



Figure 11. INL vs. DAC Code, Single Supply



Figure 12. INL vs. AV_{DD}/AV_{SS}



Figure 13. DNL vs. DAC Code, Dual Supply



Figure 14. DNL vs. DAC Code, Single Supply



Figure 15. DNL vs. AV_{DD}/AV_{SS}



Figure 16. TUE vs. DAC Code, Dual Supply



Figure 17. TUE vs. DAC Code, Single Supply



Figure 18. TUE vs. AV_{DD}/AV_{SS}



Figure 19. INL vs. Temperature



Figure 20. DNL vs. Temperature



Figure 21. TUE vs. Temperature



Figure 22. Source/Sink Capability, Full Scale Code Loaded



Figure 23. Source/Sink Capability, Zero Code Loaded



Figure 24. V_{OUT} Headroom



Figure 25. V_{OUT} Footroom



Figure 26. Full Scale Positive Step



Figure 27. Full Scale Negative Step



Figure 28. V_{OUT} vs. Time on Power Up



Figure 29. V_{OUT} vs. Time on Output Enable



Figure 30. Digital to Analog Glitch



Figure 31. V_{OUT} AC PSRR - AV_{DD}



Figure 32. V_{OUT} AC PSRR - AV_{SS}

Current Output



Figure 33. INL vs. AV_{DD}, External R_{SET}



Figure 34. INL vs. AV_{DD}, Internal R_{SET}



Figure 35. INL vs. Code (24mA Range)



Figure 36. DNL vs. AV_{DD}, External R_{SET}



Figure 37. DNL vs. AV_{DD}, Internal R_{SET}



Figure 38. DNL vs. Code (24-mA Range)



Figure 39. TUE vs. AV_{DD}, External R_{SET}



Figure 40. TUE vs. AV_{DD}, Internal R_{SET}



Figure 41. TUE vs. Code (24-mA Range)



Figure 42. Output Current PSRR



Figure 43. INL vs. Temperature, External R_{SET}



Figure 44. INL vs. Temperature, Internal R_{SET}



Figure 45. DNL vs. Temperature, External R_{SET}



Figure 46. DNL vs. Temperature, Internal R_{SET}



Figure 47. TUE vs. Temperature



Figure 48. 4-mA to 20-mA Output Current Steop - Positive



Figure 49. 4-mA to 20-mA Output Current Steop - Negative



Figure 50. Output Current vs. Time on Power-Up



Figure 51. Output Current vs. Time on Output Enable



Figure 52. Digital to Analog Glitch

Detailed Description

Overview

The TPC2201 and the TPC2200 are high-precision, cost-effective digital-to-analog converters that offer a fully integrated, single-chip solution for industrial process control applications. These converters are capable of generating both current loop and unipolar/bipolar voltage outputs with exceptional precision. The available current ranges for these converters are 0 mA to 20 mA, 0 mA to 24 mA, and 4 mA to 20 mA. For voltage output, the options include 0 V to 5 V, ±5 V, 0 V to 10 V, and ±10 V, each with the capability of a 10% overrange. Both the current and voltage outputs are accessible via separate pins, ensuring that only one type of output is active at any given time. The user can select the desired output configuration through the control register, providing flexibility in the application setup.

Functional Block Diagram



Figure 53. Functional Block Diagram

Feature Description

The TPC2201 and TPC2200 are high-precision digital-to-analog converters (DACs), specifically tailored for industrial process control needs. These devices offer a cost-effective, single-chip solution for creating precise current loops and unipolar or bipolar voltage outputs. They support current outputs ranging from 0 mA to 20 mA, 0 mA to 24 mA, and 4 mA to 20 mA, as well as voltage outputs that span 0 V to 5 V, ±5 V, 0 V to 10 V, and ±10 V. Additionally, they feature a 10% over-range capability for all voltage output ranges. The output options for current and voltage are accessible via distinct pins, with only one type of output being active at any given moment. Users can select the preferred output configuration through the control register settings.

Architecture

The DAC core architecture of the TPC2201/TPC2200 is an R-2R DAC ladder shown below:



Figure 54. DAC Ladder Structure

The output from the DAC core is either converted to a current source output or a software-selectable unipolar or bipolar voltage range, as shown in the following figures. The current and voltage are output on separate pins and cannot be output simultaneously.



Figure 55. Voltage to Current Conversion Circuit



Figure 56. Voltage Output

Voltage Output Amplifier

The voltage output amplifier can generate both unipolar and bipolar output voltages. It is capable of driving 1 kΩ in parallel with 1 μF (with an external compensation capacitor) to GND.

In output module applications, it is advisable to incorporate an optional resistor (R1) placed between the $+V_{SENSE}$ and V_{OUT} terminals, where there is a risk of the cable detaching from the $+V_{SENSE}$ terminal, which can lead to the disruption of the amplifier circuit and potentially cause significant damaging voltages at V_{OUT}. The recommended resistance value for R1 is between 2 kΩ and 5 kΩ, ensuring that the feedback loop of the amplifier remains intact and operational.

If remote sensing of the load is not required, connect $+V_{SENSE}$ directly to V_{OUT} and connect $-V_{SENSE}$ directly to GND.

When transitioning between different voltage output ranges, it is advisable to disable the output by setting the OUTEN bit in control register to logic low before changing the voltage range, to prevent a glitch at output.

Driving Large Capacitive Loads

The voltage output amplifier is designed to handle capacitive loads of up to 1 μF when a 4 nF compensation capacitor is connected between the CCOMP and VOUT pins. In the absence of this compensation capacitor, the amplifier can still accommodate capacitive loads of up to 20 nF.

Serial Interface

The device is controlled by a 3-wire serial interface, and compatible with SPI standards.

Input Shift Register

The device features an input shift register that is 24-bit in width. The data is introduced into the register starting with the MSB, forming a 24-bit word. Data is clocked in on the rising edge of the SCLK signal. The input register has eight bits dedicated to address and sixteen bits for data.

The 24-bit word is latched unconditionally upon the occurrence of a rising edge on the LATCH pin. Regardless of the state of the LATCH pin, the data continues to be clocked into the shift register. When a rising edge on the LATCH pin is detected, the data present in the input register at that moment is captured. Essentially, the last 24 bits that are clocked into the register prior to the rising edge of LATCH.

Table 4. Input Shift Register Format

MSB	LSB
D23 to D16	D15 to D0
Address Byte	Data word

Table 5. Write Address Byte Functions

Address Byte	Function
0x00	No operation (NOP)
0x01	Write Data register
0x02	Readback register value as per read address
0x55	Write Control register
0x56	Write Reset register
0x57	Write configuration register
0x95	Watchdog timer reset
0x96	CRC fault reset

Readback Operation

The process of invoking readback mode is initiated by setting the appropriate address byte and read address when inputting data into the input register. Subsequently, the next command sent to the device should be an NOP (No Operation), which facilitates the transmission of data from the previously addressed register. By default, the SDO pin remains inactive after the device has been set up for a read operation; it is only activated by a rising edge on the LATCH signal, preparing it to transmit data. Once the data has been successfully clocked out via the SDO pin, another rising edge on the LATCH signal deactivates

(or tristate) the SDO pin. To successfully read back the data register, follow this sequence: Input the value 0x020001 into the input register. This command sets the device to read mode with the data register as the target. Immediately after, perform a second write operation with a NOP command, represented by 0x000000. During this write, the data stored in the register is clocked out onto the SDO line.

Readback mode is invoked by setting the address byte and read address when writing to the input register.

Table 6. Input Shift Register Contents for a Read Operation

Address Byte	Data Word	
D23 to D16	D15 to D6	D5 to D0
0000 0010	X (1)	Read Address

(1) X=don't care.

Table 7. Read Address Decoding

Read Address (1)	Function
XX XX00	Read status register
XX XX01	Read data register
XX XX10	Read control register
XX 1011	Read configuration register

(2) X=don't care.

Standalone Operation

The serial interface is compatible with both continuous and non-continuous serial clock operations. A continuous source of SCLK is permissible only if the LATCH signal is raised after the correct sequence of data bits has been input. In the case of gated clock mode, a burst of SCLK must be provided with the precise number of cycles required, and the LATCH must be activated after the last cycle to secure the data. The initiation of the write cycle is signaled by the rising edge of SCLK that inputs the MSB of the data word. It is essential to apply precisely 24 rising edges to SCLK before the LATCH is elevated. If the LATCH is raised prior to the 24th rising edge of SCLK, the entered data is deemed invalid. Similarly, if more than 24 rising edges of SCLK are applied before the LATCH is raised, the input data becomes invalid.

Daisy-Chain Operation

In systems with multiple devices, the SDO pin facilitates a daisy-chain configuration. This setup is advantageous for system diagnostics and for minimizing the quantity of serial interface lines required. To activate daisy-chain mode, the DCEN bit in the control register should be set to 1. The write cycle commences with the first rising edge of SCLK that clocks in the MSB of the data word. SCLK continuously clocks the input shift register; if more than 24 pulses are applied, the data sequentially exits the shift register and manifests on the SDO line. The data is valid on the rising edge of SCLK, having been clocked out on the preceding falling edge of SCLK. By linking the SDO of one device to the SDIN of the next in the chain, a multi-device interface is established. Each device in the system necessitates 24 clock pulses, hence the total number of clock cycles required is 24 multiplied by n, where n represents the total count of devices in the chain. Upon completion of the serial transfer to all devices, the LATCH is raised, which locks in the input data for each device in the chain. The serial clock can operate in either a continuous or gated mode. For continuous SCLK operation, the LATCH must be elevated only after the correct number of clock cycles have been completed. In gated clock mode, a burst of SCLK must be precisely timed to match the exact number of required clock cycles, and the LATCH must be raised after the final clock pulse to secure the data.



Be careful that Latch pin can not be used as the chip selection signal to control multiple TPC2201/2200 chips. For TPC2201/TPC2200, if the SPI communication receives more than 24 bits of data at one time, the extra data bits is discarded. Therefore, if multiple chips share the SPI data bus, the Latch signal can only enable the chips to read the first 24 bits of data (the same data) on the bus, and it is impossible to achieve the purpose of communicating separately in terms of time.

Power On State

During power-on, the power-on-reset circuit ensures that all registers are loaded with zero-code. As such, both outputs are disabled; that is, the V_{OUT} and I_{OUT} pins are in tristate. The $+V_{SENSE}$ pin is internally connected to ground through a 50 kΩ resistor. Therefore, if the V_{OUT} and $+V_{SENSE}$ pins are connected together, V_{OUT} is effectively clamped to ground through a 50 kΩ resistor.

Also, upon power-on, internal calibration registers are read, and the data is applied to internal calibration circuitry. For a reliable read operation, there must be sufficient voltage on the AV_{DD} supply when the read event is triggered by the DVCC power supply powering up. Powering up the DV_{CC} supply after the AV_{DD} supply has reached at least 5 V ensures this. If DV_{CC} and AV_{DD} are powered up simultaneously, the supplies should be powered up at a rate greater than, typically, 5000 V/sec. If the internal DV_{CC} is enabled, the supplies should be powered up at a rate greater than, typically, 2000 V/sec.

If this cannot be achieved, issue a reset command to the device after power-on; this performs a power-on-reset event, reading the calibration registers and ensurings specified operation. To ensure correct calibration and to allow the internal reference to settle to its correct trim value, 100 µs should be allowed after a successful power-on reset.

Voltage Output

For a unipolar voltage output range, the output voltage can be expressed as

$$V_{OUT} = V_{REFIN} \times Gain\left[\frac{D}{2^N}\right] \quad (1)$$

For a bipolar voltage output range, the output voltage can be expressed as

$$V_{OUT} = V_{REFIN} \times Gain\left[\frac{D}{2^N}\right] - \frac{Gain \times V_{REFIN}}{2} \quad (2)$$

where:

D is the decimal equivalent of the code loaded to the DAC.

N is the bit resolution of the DAC.

V_{REFIN} is the reference voltage applied at the REFIN pin.

Gain is an internal gain whose value depends on the output range selected by the user as shown below.

Table 8. Internal Gain Value

Output Range	Gain Value
+5	1
+10	2
±5	2
±10	4

Current Output

For the 0 mA to 20 mA, 0 mA to 24 mA, and 4 mA to 20 mA current output ranges, the output current is respectively expressed as

$$I_{OUT} = \left[\frac{20mA}{2^N}\right] \times D \quad (3)$$

$$I_{OUT} = \left[\frac{24mA}{2^N}\right] \times D \quad (4)$$

$$I_{OUT} = \left[\frac{16mA}{2^N}\right] \times D + 4mA \quad (5)$$

where:

D is the decimal equivalent of the code loaded to the DAC.

N is the bit resolution of the DAC.

Data Register

The data register is addressed by setting the address word of the input shift register to 0x01. The data to be written to the data register is entered in the D15 to D4 positions for the TPC2200 and the D15 to D0 positions for the TPC2201.

Table 9. Programming the TPC2200 Data register

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
12-bit data-word												X	X	X	X

(1) X=don't care.

Table 10. Programming the TPC2201 Data register

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
16-bit data-word															

Register Maps

The following table shows available commands and registers on the devices.

Address Byte	Register / Command	Read/ Write	DATA BITS (D15:D0)														
			D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0x01	DAC Data(2)	R/W	16-bit Data															
0x02	READ	NA	X(1)											READ ADDRESS				
0x55	Control	R/W	CLRSEL	OVRRNG	REXT	OUTEN	SR CLOCK				SR STEP			SREN	DCEN	R2	R1	R0
0x56	RESET	W	Reserved															RESET
0x57	Configuration	R/W	Reserved											PUDSRC TL	CRCEN	WDEN	WDPD[1:0]	
0x95	Watchdog Timer	W	X(1)															
0x96	CRC Fault Reset(3)	W	X(1)															
NA	STATUS	R	Reserved											CRC-FLT	WD-FLT	IOUT fault	Slew active	Over temp

(1) X denotes don't care bits.

(2) TPC2201 (16-bit version) shown. TPC2200 (12-bit version) contents are located in DB15:DB4. For TPC2200, DB3:DB0 doesn't care bits when writing and zeros when reading.

(3) No operation, read operation, watchdog timer reset, and CRC fault reset are commands and not registers.

Control Register

The control register is addressed by setting the address word of the input shift register to 0x55. The data to be written to the control register is entered in the D15 to D0 positions, as shown below:

D15	D14	D13	D12	D11:D8	D7:D5	D4	D3	D2	D1	D0
CLRSEL	OVRRNG	REXT	OUTEN	SR clock	SR step	SREN	DCEN	R2	R1	R0

The control register functions are shown below:

Table 11. Control Register Functions

Option	Description
CLRSEL	CLRSEL operation as below.
OVRRNG	Setting this bit increases the voltage output range by 10% .
REXT	Setting this bit selects the external current setting resistor. When using an external current setting resistor, it is recommended to only set REXT when also setting the OUTEN bit. Alternately, REXT can be set before the OUTEN bit is set, but the range must be changed on the write in which the output is enabled.
OUTEN	Output enable. This bit must be set to enable the outputs. The range bits select which output is functional.
SR clock	Digital slew rate control
SR step	Digital slew rate control
SREN	Digital slew rate control enable.
DCEN	Daisy chain enable.

Option	Description
R2, R1, R0	Output range select

Table 12. CLRSEL Options

	Output Value	
CLRSEL	Unipolar Output Range	Bipolar Output Range
0	0 V	0 V
1	Midscale	Zero scale

Table 13. Output Range Options

R2	R1	R0	Output Range Selected
0	0	0	0 V to 5 V voltage range
0	0	1	0 V to 10 V voltage range
0	1	0	±5 V voltage range
0	1	1	±10 V voltage range
1	0	1	4 mA to 20 mA current range
1	1	0	0 mA to 20 mA current range
1	1	1	0 mA to 24 mA current range

Reset Register

The reset register is addressed by setting the address word of the input shift register to 0x56. The data to be written to the reset register is entered in the D0 position.

Table 14. Programming the Reset Register

D15:D1	D0
Reserved	Reset

Table 15. Reset Register Functions

Option	Description
Reset	Setting this bit performs a reset operation, restoring the device to its power-on state.

Configuration Register

The configuration register is written to at address 0x57.

Table 16. Programming the Configuration Register

D15:D5	D4	D3	D2	D1	D0
Reserved	PUDSRCTL	CRCEN	WDEN	WDPD[1:0]	

Table 17. Configuration Register Functions

Option	Default	Description
Reserved.	0	Reserved. User must not write any value other than zero to these bits.
PUDSRCTL	0	Power on and power down slew rate control. When set this bit at first, and then set SREN , the output, instead of changing directly between two values , steps digitally at a rate defined by SRCLK and SRSTEP from zero value to target value or from target value to zero value when set or disable OUTEN.
CRCEN	0	Enable frame error checking.
WDEN	0	Watchdog timer enable.
WDPD[1:0]	0	Watchdog timeout period.

Status Register

The status register is a read-only register.

Table 18. Decoding the Status Register

D15:D5	D4	D3	D2	D1	D0
Reserved	CRC-FLT	WD-FLT	I_{OUT} fault	Slew active	Over temp

Table 19. Status Register Functions

Option	Description
CRC-FLT	Bit = 1 indicates CRC error on SPI frame. Bit = 0 indicates normal operation.
WD-FLT	Bit = 1 indicates watchdog timer timeout. Bit = 0 indicates normal operation.
I_{OUT} FAULT	This bit is set if a fault is detected on the I_{OUT} pin.
Slew Active	This bit is set while the output value is slewing (slew rate control enabled).
Over Temp	This bit is set if the core temperature of the device exceeds ~150°C.

Functional Modes

Fault Alarm

A fault detection function is available on this chip. When any of the fault events mentioned below occurs, the open-drain output $\overline{FAULT}$ goes low with the corresponding bit in the status register set high.

1. The die temperature of the chip exceeds 150℃. The alarm is cleared when the temperature falls back to 140 ℃.
2. The current output is open loop, or the current loop compliance voltage does not meet the requirement to ensure output accuracy.
3. The CRC mode is enabled and there is a frame error detected.
4. The watchdog timer is enabled and meanwhile a write address byte is not received within the specified period of time.

Asynchronous Clear

A CLEAR pin is provided to realize the asynchronous DAC clear function. The pin is active-high and allows the DAC data to be cleared to clear-code, which can be selected by the CLEAR_SEL pin and the CLRSEL bit in the control register. When any of them goes high, mid-scale is taken as the clear code for unipolar output range and zero-scale for the bipolar output

range; otherwise, the output will be cleared to 0V. DAC remains in clear mode until the next latch, before which if there is not any data clocking in the pre-clear data can be recovered.

Digital Power Supply

An internally generated 4.7-V supply can be output on DV_{CC} by leaving the DV_{CC} SELECT pin unconnected. It is capable of supplying up to 10 mA of current. For the external supply, tie DV_{CC} SELECT to 0 V. The DV_{CC}pin accepts a power supply of 2.7 V to 5.5 V.

Internal Reference

The TPC2201 includes an integrated 5V voltage reference with an initial accuracy of ±5 mV maximum and a temperature drift coefficient of ±10 ppm/°C maximum. The reference voltage is buffered and capable of use elsewhere within the systems that need source or sink current.

External Current Setting Resistor

There is an internal current setting resistor on the chip to help with the voltage-to-current conversion. With the DAC code going high, the voltage drops over the internal R_{SET} increases, causing the precision of the output current infected by the voltage coefficient of the internal R_{SET}. Moreover, the temperature coefficient of the internal R_{SET} also aggravates the precision loss. To achieve better performance, the chip provides an R_{SET} pin which allows the user to connect a high-accuracy low-drift external current setting resistor. It can be selected to use internal or external R_{SET} by setting different values in the control register.

Current Boost Function

For high-accuracy application scenarios, a BOOST pin is provided to employ a discrete NPN transistor to bypass most of the current consumption off-chip, thus improving the temperature-induced drift of both on-chip reference and internal RSET. The external boost transistor should have high enough breakdown voltage between its collector and emitter to endure AV_{DD}-I_{OUT}*R_{LOAD} which supports a maximum of 50V.



Figure 57. External Boost Configuration

Hart Communication

For HART communication applications, this chip offers three options:

1. Couple the HART signal into CAP1
   To achieve a 1 mApp current at I_{OUT}, the signal amplitude coupled at the CAP1 pin should be 39 mVpp. With the modem output signal of 500 mVpp, the capacitors C1 and C2 are recommended to be 6.4 nF and 73 nF.
2. Couple the HART signal into CAP2
   To achieve a 1mApp current at I_{OUT}, the signal amplitude coupled at the CAP2 pin should be 39 mVpp. With the modem output signal of 500 mVpp, the capacitors C1 and C2 are recommended to be 1.5 nF and 18 nF.
3. Couple the HART signal into R_{SET}

To achieve a 1mApp current at I, the signal amplitude coupled at the R pin should be 15 μVpp. With the modem output signal of 500 mVpp, the capacitor C1 and resistor R1 are recommended to be 6.4 nF and 50 kΩ.

The following figure shows the recommended circuit for attenuating and coupling in the HART signal.



Figure 58. Schematic Diagram for the HART Coupling Configuration

Slew Rate Control

In application scenarios where the current output needs to drive a large inductor or other cases when the slew rate needs to be reduced, the slew rate control feature can be turned on by setting the SREN bit in the control register to high. The corresponding frequency and step are set also in the control register. The following table shows the coding method of SR-CLOCK and SR-STEP which define the rate the DAC DATA updates and the code it slews at a time. During a slewing period the SLEW-ACTIVE bit in the status register is hold high. The staircase waveform of the output current can be smoothed by connecting filtering capacitors at the CAP1 pin and the CAP2 pin.

Table 20. Slew Rate Step Size Options

SR Step	TPC2200 Step Size (LSB)	TPC2201 Step Size (LSB)
0	1/16	1
1	1/8	2
10	1/4	4
11	1/2	8
100	1	16
101	2	32
110	4	64
111	8	128

Table 21. Slew Rate Update Clock Options

SR Clock	Update Clock Frequency (Hz)
0	257,730
1	198,410
10	152,440
11	131,580
100	115,740
101	69,440
110	37,590
111	25,770
1000	20,160
1001	16,030

SR Clock	Update Clock Frequency (Hz)
1010	10,290
1011	8280
1100	6900
1101	5530
1110	4240
1111	3300

The time it takes for the output to slew over a given output range can be expressed as follows:

$$\text{Slew Time} = \frac{\text{Digital Code Change}}{\text{SR STEP} \times \text{SR CLOCK}} \quad (6)$$

where: Slew Time is expressed in seconds. Digital Code Change is the value of the change in the data register.



Figure 59. Output Current Slewing Under Control of the Digital Slew Rate Control Feature (1 s~10 s)



Figure 60. Output Current Slewing under Control of the Digital Slew Rate Control Feature(0.1 s~1 s)



Figure 61. Output Current Slewing under Control of the Digital Slew Rate Control Feature (2 ms~0.1 s)

To avoid halting the output slew, the slew active bit can be read to check that the slew has been completed before writing to any of the TPC2201/TPC2200 registers. The update clock frequency for any given value is the same for all output ranges. The step size, however, varies across output ranges for a given value of step size because the LSB size is different for each output range. The following table shows the range of programmable slew times for a full-scale change on any of the output ranges. The values in the table are obtained using the above Slew Time calculation Equation.

Table 22. Programmable Slew Time Values in Seconds for a Full-Scale Change on Any Output Range (65535 Code)

	Step Size (LSB)							
Update Clock Frequency (Hz)	**1**	**2**	**4**	**8**	**16**	**32**	**64**	**128**
257,730	0.25	0.13	0.06	0.03	0.016	0.008	0.004	0.002
198,410	0.33	0.17	0.08	0.04	0.021	0.010	0.005	0.0026

	Step Size (LSB)							
152,440	0.43	0.21	0.11	0.05	0.027	0.013	0.007	0.0034
131,580	0.50	0.25	0.12	0.06	0.031	0.016	0.008	0.0039
115,740	0.57	0.28	0.14	0.07	0.035	0.018	0.009	0.0044
69,440	0.9	0.47	0.24	0.12	0.06	0.03	0.015	0.007
37,590	1.7	0.87	0.44	0.22	0.11	0.05	0.03	0.014
25,770	2.5	1.3	0.64	0.32	0.16	0.08	0.04	0.020
20,160	3.3	1.6	0.81	0.41	0.20	0.10	0.05	0.025
16,030	4.1	2.0	1.0	0.51	0.26	0.13	0.06	0.03
10,290	6.4	3.2	1.6	0.80	0.40	0.20	0.10	0.05
8280	7.9	4.0	2.0	1.0	0.49	0.25	0.12	0.06
6900	9.5	4.8	2.4	1.2	0.59	0.30	0.15	0.07
5530	12	5.9	3.0	1.5	0.74	0.37	0.19	0.09
4240	15	7.7	3.9	1.9	0.97	0.48	0.24	0.12
3300	20	9.9	5.0	2.5	1.24	0.62	0.31	0.16

IOUT Filtering Capacitors (LFCSP PACKAGE)

The digital slew rate control feature results in a staircase formation on the current output, and the staircase can be removed by connecting capacitors to the CAP1 and CAP2 pins. The CAP1 and CAP2 pins are available only on the LFCSP package. The capacitors form a filter on the current output circuitry.



Figure 62. IOUT Filtering Capacitors

With these capacitors, a filter is formed on the current output circuitry, as shown below. The filter reduces the bandwidth and the slew rate of the output current.



Figure 63. IOUT Filter Circuitry

The following figure shows the effect the capacitors have on the slew rate of the output current.



Figure 64. Slew Controlled 4 mA to 20 mA Output Current Step Using External Capacitors on the CAP1 and CAP2 Pins

To achieve significant reductions in the rate of change, very large capacitor values are required, which may not be suitable in some applications. In this case, the digital slew rate control feature can be used. The capacitors can be used in conjunction with the digital slew rate control feature as a means of smoothing out the steps caused by the digital code increments, as shown in the following figure.



Figure 65. Smoothing Out the Steps Caused by the Digital Slew Rate Control Feature

SLEWPD Function

When using the Slewpd function, the SREN bit in the Control Register and the SLEWPD bit in the Configuration Register must be ensured as 1, and when the Slewpd function is enabled, the OUTEN bit will be enabled and disabled according to the configuration in the SR clock and SR Step. Result of the slewpd function is shown in the following figure.



Figure 66. SLEWPD function behavior

Voltage Output Short Current Protection

The voltage output buffer sources or sinks 10-mA current in normal mode. The maximum current of the buffer can output is 20 mA even if the buffer short connected to power or ground.

Voltage Output Over-range

The voltage output features an over-range capability. This functionality can be activated through the control register, which typically extends the chosen output range by approximately 10%.

Voltage Output using Force and Sense

The +VSENSE and -VSENSE terminals are designed to enable the remote monitoring of the load connected to the voltage output. By sensing the voltage at the load's end, especially if it's connected via a lengthy or high-impedance cable, the output amplifier can adjust accordingly. This adjustment ensures that the precise voltage is maintained across the load. The effectiveness of this feature is contingent upon the power supply's available headroom.

DRIVING LARGE CAPACITIVE LOADS

The voltage output amplifier is designed to handle substantial capacitive loads, with a capacity of up to 1μF, by incorporating a nonpolarized 4-nF compensation capacitor between the C_{comp} and V_{out} terminals. In the absence of this compensation capacitor, the amplifier can still manage capacitive loads of up to 20 nF.

Watchdog Timer

This feature helps ensure that communication between the host processor and the device is not lost. Enable the watchdog timer by setting the WDEN bit of the configuration register to 1. The watchdog timeout period can be set using the WDPD bit of the configuration register. The timer cycle is based on an internal oscillator with a typical value of 2 MHz. Watchdog timeout period (unit, ms) is shown in the following table. If enabled, the chip must have an SPI frame, where 0x95 is the write address byte written to the device within the programmed timeout period. And, the FAULT pin is asserted as low level, and the WD-FLT bit of the status register is set to 1. Use software to reset, disable the watchdog timer, or power down the device, which can be reset the WD-FLT bit to 0.

Table 23. Watchdog Timeout Period

WDPD bits	Watchdog Timeout Period (Typical, ms)
00	10
01	51
10	102
11	204

Frame Error Checking

The error checking can be used to check the integrity of the SPI data communication between the device and the host processor, when the device is used in a complex environment. This function can be enabled by setting the CRCEN bit of the configuration register to 1. The frame error checking scheme is based on the CRC-8-ATM (HEC) polynomial x^8+x^2+x+1 (i.e., 100000111). When the check mechanism is enabled, the SPI frame width is 32 bits, as shown in following table. Start with the default 24-bit frame, enable frame error checking via the CRCEN bit, and the next SPI frame switch to a 32-bit frame. Before the normal 24-bit SPI data is fed to the device, the host processor attaches an 8-bit CRC polynomial to it. For register readback, the CRC polynomial is output by the device on the SDO pin as part of a 32-bit frame. When in CRC mode, the device calculates CRC words every 32 clocks, regardless of the latched pin switching time. The device decodes the 32-bit input frame data to calculate the CRC remainder. If there are no errors in the frame, the CRC remainder is zero.

When the remainder is non-zero (i.e., the input frame has a single or multiple bit errors), the FAULT pin assertion is low, and the CRC-FLT bit of the status register is also set to 1. The FAULT pin can be asserted to be low under any different conditions. To reset the CRC-FLT bit to 0, use the 0x96 write command to software reset command, disable frame error checking, or power down the device.

In the case of CRC errors, a specific SPI frame is prevented from being written to the device. If the CRC mode is enabled on the first frame sent to the device after power-up, any transient on the SCLK line is interpreted as an SCLK cycle, and an NOOP (no operation) command is sent to the device to reset the SPI clock and SPI frame alignment. To send an NOP command, simply toggle the latch pin without any SCLK cycles.

Note:

- When a CRC ERROR occurs in CRC mode, the FAULT pin is pulled low. If CRCEN is disabled, the FAULT pin will not immediately go high; it will only go high on the next rising edge of the SCLK clock.
- When a CRC ERROR occurs, at this time, only the Reset Register (0x56) and the Configuration Register (0x57) can be configured, and the command 0x960000D4 (CRC reset) can be recognized. Reading all registers is unrestricted at this time.
- Clearing the CRC ERROR can be achieved by configuring the Configuration Register (0x57) to disable CRC EN, writing to the Reset Register (0x56) to perform a soft reset, sending the CRC reset command (0x96), or by repowering the device.

Table 24. SPI Frame with Frame Error Checking Enabled

Bit 31: Bit 8	Bit 7: Bit 0
Normal SPI Frame data	8-bit CRC polynomial

Daisy Chain

For systems containing multiple devices, SDO pins can be used to connect the devices in series. This daisy chain pattern is very useful in system diagnosis and reducing the number of serial interface lines. The daisy chain mode is enabled by setting the DCEN bit in the control register to high. The SCLK clock with the first rising edge inputs the MSB of the data byte into the input shift register, marking the beginning of the write cycle. SCLK is continuously applied to input shift registers. If the applied clock pulses exceed 24, data will overflow from the shift register and appear on the SDO line. This data is valid at the rising edge of SCLK and is output by the clock at the SCLK edge of the previous falling edge. By connecting the SDO of the first device in the chain to the SDIN input of the next device, a multi-device interface can be constructed. Each device in the system requires 24 clock cycles. Therefore, the total number of clock cycles must be equal to 24 x n, where n is the total number of the devices in the chain. After the serial transmission to all devices is completed, set LATCH to high level. This will lock the input data of each device in the daisy chain. A serial clock can be a continuous clock or a gated clock. If LATCH is set to high after the correct number of clock cycles, only continuous SCLK sources can be used. In gated clock mode, a burst clock containing an exact number of clock cycles must be used, and LATCH must be set high after the last clock to capture data.

Application and Implementation

> Note
>
> Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPC2201/TPC2200 are low-cost, precision, fully integrated 16/12 bit digital-to-analog converters (DAC) offering a programmable current source and programmable voltage output to meet the requirements of industrial process control applications.

Typical Application

Voltage and Current Output Ranges on the Same Terminal

The current and voltage output pins of TPC2201/TPC2200 can be connected together. A buffer amplifier is required, however, to prevent a current leakage path through an internal 50 kΩ resistor on the $+V_{SENSE}$ pin when the device is in current output mode. In current mode, the V_{OUT} pin is high impedance; whereas in voltage output mode, the I_{OUT} pin is high impedance and does not affect the voltage output. It is important that the external R_{SET} be used in this configuration, as depicted in THE following figure.



Figure 67. I_{OUT} and V_{OUT} Connected Together

Driving Inductive Loads

When driving inductive or poorly defined loads, connect a 0.01 μF capacitor between I_{OUT} and GND. This ensures stability with loads above 50 mH. There is no maximum capacitance limit. The capacitive component of the load may cause slower settling. The digital slew rate control feature may also prove useful in this situation. A schematic diagram of the current establishment of 90 mH is shown below:



Figure 68. I_{OUT} Establishment with Large Inductance Load

Transient Voltage Protection

The TPC2200/TPC2201 contain ESD protection diodes that prevent damage from normal handling. The industrial control environment can, however, subject I/O circuits to much higher transients. To protect the TPC2200/TPC2201 from excessively high voltage transients, external power diodes and a surge current limiting resistor are required, as shown below. The constraint on the resistor value is that, during normal operation, the output level at I_{OUT} must remain within its voltage compliance limit of AV_{DD} – 2 V, and the two protection diodes and resistor must have appropriate power ratings. Further protection can be provided with transient voltage suppressors or transorbs; these are available as both unidirectional suppressors (protect against positive high voltage transients) and bidirectional suppressors (protect against both positive and negative high voltage transients) and are available in a wide range of standoff and breakdown voltage ratings. It is recommended that all field-connected nodes be protected.



Figure 69. I_{OUT} Transient Voltage Protection

Driving Capacitive Loads

When the voltage output needs to drive a capacitive load of more than 1 µF, connect a 3.9-nF capacitor between V_{OUT} and C_{COMP}. This ensures stability with loads above 1 µF.



Figure 70. V_{OUT} Establishment with Large Capacitance Load

Voltage Port Protection

TPC2201/TPC2200 add diodes inside the chip, which is sufficient for general applications, for industrial applications, higher voltages may occur in the voltage port, so a diode needs to be added outside the chip to protect the chip from damage.



Figure 71. Voltage Output Protection

Optimization of Voltage Output Enable Overshoot

When the customer selects the voltage output range and enables it, there will be an overshoot in the output, which is generally at the level of hundreds of millivolts. To address this issue, we have provided the following optimized circuit: The CCOMP capacitor is 3.9 nF, and the resistance between the voltage output port and +VSENSE is 100 Ω. This configuration can optimize the overshoot of voltage enablement, but it will increase the voltage build-up time.



Figure 72. Block diagram of the voltage output overshoot optimization circuit

The optimized results tested on our EVM board are shown in the figure below, with the output overshoot reduced to 12 mV.



Figure 73. Voltage Output Enable Glitch (Optimized)

Galvanically Isolated Interface

In many process control applications, it is necessary to provide an isolation barrier between the controller and the unit being controlled to protect and isolate the controlling circuitry from any hazardous common-mode voltages that may occur. The Digital Isolator products from 3PEAK, Inc., provide voltage isolation in excess of 5 kV. The serial loading structure of the TPC2201/TPC2200 makes the parts ideal for isolated interfaces because the number of interface lines is kept to a minimum. The following figure shows a 4-channel isolated interface to the TPC2201/TPC2200 using a TPT7740. For further information, visit https://www.3peak.cn/isolation.



Microprocessor Interfacing

Microprocessor interfacing to the TPC2201/TPC2200 is via a serial bus that uses a protocol compatible with microcontrollers and DSP processors. The communications channel is a 3-wire minimum interface consisting of a clock signal, a data signal, and a latch signal. The TPC2200 require a 24-bit data-word with data valid on the rising edge of SCLK. For all interfaces, the DAC output update is initiated on the rising edge of LATCH. The contents of the registers can be read using the readback function.

The method of digital connection for multiple TPC2201/TPC2200 chips

In practical applications, it may be necessary to use multiple TPC2201/TPC2200 chips for multi-channel analog output. To reduce the use of I/O ports, some pins can be multiplexed. For the TPC2201/TPC2200, we have the following multiplexing methods, and basic timing diagrams for each usage method are provided:



Figure 74. The method of sharing the SCLK

The communication of the TPC2201/TPC2200 is based on an integer multiple of 24 SCLKs. If there is an extra SCLK or one SCLK is missing, the chip will determine that the write operation is invalid. In this case, a rising edge of the Latch signal can be used to reset the SCLK count. Therefore, if SCLK is shared, each chip's write operation requires two SCLK sequences: the first one is used to clear the error, and the second one is used to write the data.



Figure 75. Schematic diagram of the timing when SCLK is shared

If the customer wants to write only 24 SCLKs to each chip, then neither the SCLK nor the LATCH signal can be shared. The reference schematic diagram is shown below:



Figure 76. Schematic diagram of digital connection for multiple TPC2201/TPC2200 chips

Therefore, the basic timing diagram for writing data is shown below:



Figure 77. Timing Diagram for Writing to Multiple TPC2201/TPC2200 Chips

Analog Output Applications based on Dynamic Power Control

In order to solve the problem of power consumption and heat generation of the TPC2201/TPC2200 when the current is output, a DC-DC BUCK is used to feed back to the VFB terminal through the voltage on the R_{LOAD} at the output terminal, and adjust the output voltage of the BUCK, which is connected to the AV_{DD} of the TPC2201/TPC2200. The schematic diagram is shown in following figure.



Figure 78. Block diagram of the dynamic power control scheme

The expression for the minimum output voltage is shown below:

$$AV_{DD\_MIN} = \left(\frac{R_3}{R_4}V_{FB} + 0.7\right)\left(1 + \frac{R_2}{R_1}\right) \quad (7)$$

The dynamic power control is mainly divided into two stages, The expression for the demarcation voltage of the two states is:

$$V_{threshold} = \left(\frac{R_3}{R_4}V_{FB} + 0.7\right)\left(1 + \frac{R_2}{R_1}\right) - \frac{R_3}{R_4}V_{FB} \quad (8)$$

In general, we make R2 much smaller than R1, so the threshold voltage is about 0.7 V.

When the voltage on the R_{LOAD} is less than 0.7 V, the op amp A1 is in the open-loop working state, at this time, the negative input voltage of the op amp is about 0.7 V, when the voltage on the RLOAD is greater than 0.7 V, the op amp is in the closed-loop working state, the forward input voltage of the op amp is equal to the reverse input voltage, and the op amp needs to ensure that its I_B current changes little in the open-loop and closed-loop states.

Table 25. Resistor Values in Dynamic Power Control Scheme

R_1	R_2	R_3	R_4
68 kΩ	11 kΩ	100 kΩ	6.2 kΩ
AV_{DD-MIN}	12.0561 V		

Assuming R_{LOAD} = 250 Ω and an output current of 24 mA, without the use of dynamic power control, the voltage on the TPC2201/TPC2200 is 18 V, the current is 24 mA, and the power consumption is 432 mW. If dynamic power control is used, the voltage on the TPC2201/TPC2200 is 6.05 V, the current is 24 mA, and the power consumption is 145 mW. If theTPC2201/TPC2200 needs to communicate with HART, a low-pass filter can be added to the front end of the op amp A1 to filter out the effects of the HART signal

Industrial Analog Output Module Application

Many industrial control applications have requirements for accurately controlled current and voltage output signals. The TPC2201/ TPC2200 are ideal for such applications. The following figure shows the TPC2201/ TPC2200 in a circuit design for an output module, specifically for use in an industrial control application. The design provides for a current or voltage output. The module is powered from a field supply of 24 V. This supplies AVDD directly. An inverting buck regulator generates a negative supply for AV_{SS}. For transient overvoltage protection, transient voltage suppressors (TVS) are placed on all field-accessible connections. A 24 V volt TVS is placed on each I_{OUT}, V_{OUT}, $+V_{SENSE}$, and $-V_{SENSE}$ connection, and a 28 V TVS is placed on the field supply input. For added protection, clamping diodes are connected from the I_{OUT}, V_{OUT}, $+V_{SENSE}$, and $-V_{SENSE}$ pins to the AV_{DD} and AV_{SS} power supply pins. If remote voltage load sensing is not required, the $+V_{SENSE}$ pin can be directly connected to the V_{OUT} pin and the $-V_{SENSE}$ pin can be connected to GND. Isolation between the TPC2201/ TPC2200 and the backplane circuitry is provided with TPT7741 and TPT7721 digital isolators; further information on products is available at https://www.3peak.cn/digital-isolators. The internally generated digital power supply of the TPC2201/TPC2200 powers the field side of the digital isolators, removing the need to generate a digital power supply on the field side of the isolation barrier. The TPC2201/TPC2200 digital supply output supplies up to 30 mA, which is more than enough to supply the 6 mA requirements of the TPT7741 and TPT7721 operating at a logic signal frequency of up to 1 MHz. To reduce the number of isolators required, nonessential signals such as CLEAR can be connected to GND. FAULT and SDO can be left unconnected, reducing the isolation requirements to just three signals.



Figure 79. Typical Analog Output Module Application

Layout

Layout Guideline

- In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance.
- Design the printed circuit board (PCB) on which the TPC2201/TPC2200 is mounted so that the analog and digital sections are separated and confined to certain areas of the board. If the TPC2201/TPC2200 is in a system where multiple devices require an analog ground-to-digital ground connection, make the connection at one point only. Establish the star ground point as close as possible to the device.
- The TPC2201/TPC2200 should have ample supply bypassing of 10 μF in parallel with 0.1 μF on each supply located as close to the package as possible, ideally right up against the device. The 10 μF capacitors are the tantalum bead type. The 0.1 μF capacitor should have low effective series resistance (ESR) and low effective series inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents due to internal logic switching.
- The power supply lines of the TPC2201/TPC2200 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line.
- Fast switching signals such as clocks should be shielded with digital ground to avoid radiating noise to other parts of the board. Never run these near the reference inputs.
- A ground line routed between the SDIN and SCLK lines helps reduce crosstalk between them (this is not required on a multilayer board that has a separate ground plane, but separating the lines helps).
- It is essential to minimize noise on the REFIN line because it couples through to the DAC output.
- Avoid crossover of digital and analog signals. Traces on opposite sides of the PCB should run at right angles to each other. This reduces the effects of feed through the board.
- A microstrip technique is by far the best but not always possible with a double-sided board. In this technique, the component side of the board is dedicated to the ground plane, and signal traces are placed on the solder side.

Tape and Reel Information





Order Number	Package	D1 (mm)	W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	W0 (mm)	Pin1 Quadrant
TPC2201-QFER	QFN6X6-40	329	17.6	6.3	6.3	1.1	8	12	Q2
TPC2201-TSDR	ETSSOP24	330	21.6	6.8	8.3	1.6	8	16	Q1

Package Outline Dimensions

QFN6X6-40

Package Outline Dimensions QFE(QFN6X6-40-A)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.800	0.900	0.031	0.035
A1	0.000	0.050	0.000	0.002
b	0.180	0.300	0.007	0.012
A3	0.200 REF		0.008 REF	
D	5.900	6.100	0.232	0.240
E	5.900	6.100	0.232	0.240
e	0.500 BSC		0.020 BSC	
L	0.300	0.500	0.012	0.020
D2	4.000	4.300	0.157	0.169
E2	4.000	4.300	0.157	0.169

NOTES

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.
3. The many types of E-pad Pin1 signs may appear in the product.

ETSSOP24

Package Outline Dimensions TSD(ETSSOP-24-E)







Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	---	1.200	---	0.047
A1	0.020	0.150	0.001	0.006
A2	0.800	1.050	0.031	0.041
b	0.190	0.300	0.007	0.012
c	0.090	0.200	0.004	0.008
D	7.700	7.900	0.303	0.311
E	6.250	6.550	0.169	0.177
E1	4.300	4.500	0.244	0.260
D1	4.900	5.100	0.193	0.201
E2	2.900	3.100	0.114	0.122
e	0.650 BSC		0.026 BSC	
L	0.450	0.750	0.018	0.030
θ	0	8°	0	8°

NOTES

1. Do not include mold flash or protrusion.
2. This drawing is subject to change without notice.

Order Information

Order Number	Operating Temperature Range	Package	Marking Information	MSL	Transport Media, Quantity	Eco Plan
TPC2201-QFER	−40 to 125°C	QFN6X6-40	2201	3	Tape and Reel, 3150	Green
TPC2200-QFER (1)	−40 to 125°C	QFN6X6-40	2200	3	Tape and Reel, 3150	Green
TPC2201-TSDR	−40 to 125°C	ETSSOP24	2201	3	Tape and Reel, 4000	Green
TPC2200-TSDR	−40 to 125°C	ETSSOP24	2200	3	Tape and Reel, 4000	Green

(1) For future products, contact the 3PEAK factory for more information and samples.

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

IMPORTANT NOTICE AND DISCLAIMER

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.