


N-channel 525 V, 1 Ω typ., 6.5 A MDmesh™ K3 Power MOSFET in DPAK package

Features





Order codes	V _{DS}	R _{DS(on) max} .	I _D	P _{TOT}
STD6N52K3	525 V	1.2 Ω	5 A	70 W

- 100% avalanche tested
- · Extremely high dv/dt capability
- Very low intrinsic capacitance
- · Improved diode reverse recovery characteristics
- · Zener-protected

Applications

Switching applications

Description

This MDmesh™ K3 Power MOSFET is the result of improvements applied to STMicroelectronics' MDmesh™ technology, combined with a new optimized vertical structure. This device boasts an extremely low on-resistance, superior dynamic performance and high avalanche capability, rendering it suitable for the most demanding applications.

Product status link STD6N52K3

Product summary				
Order code	STD6N52K3			
Marking	6N52K3			
Package	DPAK			
Packing	Tape and reel			



1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate- source voltage	±30	V
I _D	Drain current (continuous) at T _C = 25 °C	5	Α
I _D	Drain current (continuous) at T _C = 100 °C	3	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)	20	Α
P _{TOT}	Total dissipation at T _C = 25 °C	70	W
I _{AR}	Avalanche current, repetitive or not-repetitive	2.5	Α
E _{AS} (2)	Single pulse avalanche energy	110	mJ
dv/dt (3)	Peak diode recovery voltage slope	12	V/ns
T _{stg}	Storage temperature range		°C
Tj	Operating junction temperature range	-55 to 150	

- 1. Pulse width limited by safe operating area.
- 2. Starting Tj = 25 °C, $I_D = I_{AR}$, $V_{DD} = 50$ V.
- 3. $I_{SD} \le 5 \, A$, $di/dt \le 400 \, A/\mu s$, $V_{DD} = 80\% \, V_{(BR)DSS}$, $V_{DS \, peak} \le V_{(BR)DSS}$.

Table 2. Thermal data

Symbo	Parameter	Value	Unit
R _{thj-cas}	Thermal resistance junction-case	1.79	°C/W
R _{thj-pcb}	Thermal resistance junction-pcb	50	°C/W

1. When mounted on 1inch² FR-4 board, 2 oz Cu.

DS5919 - Rev 3 page 2/18



2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 3. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 1 mA, V _{GS} = 0 V	525			V
	Zava mata valtama dusin	V _{GS} = 0 V, V _{DS} = 525 V			1	μA
I _{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 525 \text{ V}$ $T_C = 125 ^{\circ}\text{C}^{(1)}$			50	μА
I _{GSS}	Gate body leakage current	V _{GS} = ±20 V, V _{DS} = 0 V			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 50 \mu A$	3	3.75	4.5	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 2.5 A		1	1.2	Ω

^{1.} Defined by design, not subject to production test.

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance			670		
C _{oss}	Output capacitance	$V_{DS} = 50 \text{ V, } f = 1 \text{ MHz,}$ $V_{GS} = 0 \text{ V}$	-	54	_	pF
C _{rss}	Reverse transfer capacitance			10		
Coss eq. (1)	Equivalent output capacitance	V _{GS} = 0 V, V _{DS} = 0 to 420 V		40		pF
R _G	Intrinsic gate resistance	f = 1 MHz open drain	-	4	-	Ω
Qg	Total gate charge	V _{DD} = 420 V, I _D = 5 A,		26		
Q _{gs}	Gate-source charge	V _{GS} = 0 to 10 V (see Figure 15. Test circuit for	-	4	_	nC
Q _{gd}	Gate-drain charge	gate charge behavior)		15	1	

^{1.} $C_{\text{oss eq.}}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS} .

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 260 V, I _D = 2.5 A,		10		
t _r	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$		11		
t _{d(off)}	Turn-off delay time	(see Figure 14. Test circuit for resistive load switching times	-	31	-	ns
t _f	Fall time	and Figure 19. Switching time		18		

DS5919 - Rev 3 page 3/18



Table 6. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current				5	
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		20	Α
V _{SD} (2)	Forward on voltage	I _{SD} = 5 A, V _{GS} = 0 V	-		1.5	V
t _{rr}	Reverse recovery time	I _{SD} = 5 A, di/dt = 100 A/μs		206		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V (see Figure	_	1.4		μC
I _{RRM}	Reverse recovery current	16. Test circuit for inductive load switching and diode recovery times)		14		А
t _{rr}	Reverse recovery time	I _{SD} = 5 A, di/dt = 100 A/μs		233		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C		1.7		μC
I _{RRM}	Reverse recovery current	(see Figure 16. Test circuit for inductive load switching and diode recovery times)	-	15		A

- 1. Pulse width limited by safe operating area.
- 2. Pulsed: pulse duration = 300 μs, duty cycle 1.5%.

Table 7. Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	I _D = 0 A, I _{GS} = ±1 mA	±30		-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

DS5919 - Rev 3 page 4/18



2.1 Electrical characteristics curves






Figure 3. Output characteristics

AM08856v1

VGS=10V

7V

8

6


4


2


0

5 10

15 20 25 VDs(V)











DS5919 - Rev 3 page 5/18















DS5919 - Rev 3 page 6/18







3 Test circuits

Figure 14. Test circuit for resistive load switching times




Figure 15. Test circuit for gate charge behavior




Figure 16. Test circuit for inductive load switching and diode recovery times




Figure 17. Unclamped inductive load test circuit




Figure 18. Unclamped inductive waveform





Figure 19. Switching time waveform



DS5919 - Rev 3 page 8/18



4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

DS5919 - Rev 3 page 9/18



4.1 DPAK (TO-252) type A package information

Figure 20. DPAK (TO-252) type A package outline



0068772_A_25



Table 8. DPAK (TO-252) type A mechanical data


Dim.	mm				
Dim.	Min.	Тур.	Max.		
А	2.20		2.40		
A1	0.90		1.10		
A2	0.03		0.23		
b	0.64		0.90		
b4	5.20		5.40		
С	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
D1	4.95	5.10	5.25		
E	6.40		6.60		
E1	4.60	4.70	4.80		
е	2.159	2.286	2.413		
e1	4.445	4.572	4.699		
Н	9.35		10.10		
L	1.00		1.50		
(L1)	2.60	2.80	3.00		
L2	0.65	0.80	0.95		
L4	0.60		1.00		
R		0.20			
V2	0°		8°		

DS5919 - Rev 3 page 11/18



4.2 DPAK (TO-252) type E package information

Figure 21. DPAK (TO-252) type E package outline




0068772_type-E_rev.25



Table 9. DPAK (TO-252) type E mechanical data

Dim.	mm				
Dim.	Min.	Тур.	Max.		
A	2.18		2.39		
A2			0.13		
b	0.65		0.884		
b4	4.95		5.46		
С	0.46		0.61		
c2	0.46		0.60		
D	5.97		6.22		
D1	5.21				
Е	6.35		6.73		
E1	4.32				
е		2.286			
e1		4.572			
Н	9.94		10.34		
L	1.50		1.78		
L1		2.74			
L2	0.89		1.27		
L4			1.02		

Figure 22. DPAK (TO-252) recommended footprint (dimensions are in mm)




FP_0068772_25


DS5919 - Rev 3 page 13/18



4.3 DPAK (TO-252) packing information

Figure 23. DPAK (TO-252) tape outline






AM08852v1

DS5919 - Rev 3 page 14/18



Figure 24. DPAK (TO-252) reel outline



AM06038v1

Table 10. DPAK (TO-252) tape and reel mechanical data

Таре				Reel	
Dim.	m	ım	Dim.	n	nm
Dim.	Min.	Max.		Min.	Max.
A0	6.8	7	Α		330
В0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Bas	se qty.	2500
P1	7.9	8.1	Bu	lk qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

DS5919 - Rev 3 page 15/18



Revision history

Table 11. Document revision history

Date	Revision	Changes
03-Sep-2008	1	Initial release.
21-Feb-2011	2	 Added new package, mechanical data: D²PAK;
		 Added new package, mechanical data: TO-220;
		 Document status promoted from preliminary data to datasheet.
	3	The part numbers STB6N52K3, STF6N52K3 and STP6N52K3 have been moved to a separate datasheet.
05-Sep-2018		Removed maturity status indication from cover page. The document status is production data.
		Updated title and features in cover page.
		Updated Section 1 Electrical ratings, Section 2 Electrical characteristics and Section 4 Package information.
		Minor text changes.



Contents

1	Elec	trical ratings	2	
2	Elec	Electrical characteristics		
		Electrical characteristics curves		
3	Test circuits			
4	Pac	Package information		
	4.1	DPAK (TO-252) type A package information	9	
	4.2	DPAK (TO-252) type E package information	11	
	4.3	DPAK (TO-252) packing information	13	
Rev	ision	history	16	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS5919 - Rev 3 page 18/18