

## M24C01/02-W M24C01/02-R M24C02-F

### 1-Kbit and 2-Kbit serial I2C bus EEPROMs

Datasheet - production data









UFDFPN8 (MC) DFN8 - 2 x 3 mm



UFDFPN5 (MH) DFN5 - 1.7 x 1.4 mm

#### **Features**

- Compatible with I<sup>2</sup>C bus modes:
  - 400 kHz
  - 100 kHz
- Memory array:
  - 1 Kbit (128 bytes) of EEPROM
  - 2 Kbit (256 bytes) of EEPROM
  - Page size: 16 byte
- Single supply voltage:
  - M24C01/02-W: 2.5 V to 5.5 V
  - M24C01/02-R: 1.8 V to 5.5 V
  - M24C02-F: 1.7 V to 5.5 V (full temperature range) and 1.6 V to 1.7 V (limited temperature range)
- Write:
  - Byte Write within 5 ms
  - Page Write within 5 ms
- Operating temperature range:
  - from -40 °C up to +85 °C
- · Random and sequential Read modes
- Write protect of the whole memory array
- Enhanced ESD/Latch-Up protection
- More than 4 million Write cycles
- More than 200-years data retention

#### **Packages**

 RoHS compliant and halogen-free (ECOPACK2<sup>®</sup>)

1. Not recommended for new designs

## **Contents**

1	Desc	cription		. 6
2	Sign	al desci	ription	. 8
	2.1	Serial (	Clock (SCL)	. 8
	2.2	Serial [	Data (SDA)	. 8
	2.3	Chip E	nable (E2, E1, E0)	8
	2.4	Write C	Control ( <del>WC</del> )	8
	2.5	V <sub>SS</sub> (gr	round)	. 8
	2.6		voltage (V <sub>CC</sub> )	
		2.6.1	Operating supply voltage (V <sub>CC</sub> )	
		2.6.2	Power-up conditions	. 9
		2.6.3	Device reset	. 9
		2.6.4	Power-down conditions	. 9
3	Mem	nory org	anization	10
4	Dovi	co opor	ation	11
4	4.1	-	ondition	
	4.2		ondition	
	4.3		put	
	4.4		wledge bit (ACK)	
	4.5	Device	addressing	13
5	Instr	uctions		14
	5.1	Write o	perations	14
			Byte Write	
		5.1.2	Page Write	16
		5.1.3	Minimizing Write delays by polling on ACK	17
	5.2	Read o	operations	18
		5.2.1	Random Address Read	19
		5.2.2	Current Address Read	19
		5.2.3	Sequential Read	19



6	Initia	al delivery state
7	Max	imum rating
8	DC a	and AC parameters
9	Pacl	kage information
	9.1	UFDFPN5 (DFN5) package information
	9.2	TSSOP8 package information
	9.3	SO8N package information
	9.4	PDIP8 package information
	9.5	UFDFPN8 (DFN8) package information
10	Orde	ering information
11	Revi	sion history



## List of tables

Table 1.	Signal names	6
Table 2.	Device select code	13
Table 3.	Address byte	
Table 4.	Absolute maximum ratings	21
Table 5.	Operating conditions (voltage range W)	22
Table 6.	Operating conditions (voltage range R)	22
Table 7.	Operating conditions (voltage range F)	
Table 8.	AC measurement conditions	
Table 9.	Input parameters	23
Table 10.	Cycling performance	
Table 11.	Memory cell data retention	23
Table 12.	DC characteristics (M24C01/02-W, device grade 6)	24
Table 13.	DC characteristics (M24C01/02-R device grade 6)	25
Table 14.	DC characteristics (M24C02-F, device grade 6)	26
Table 15.	400 kHz AC characteristics (I2C Fast-mode)	
Table 16.	100 kHz AC characteristics (I <sup>2</sup> C Standard mode)	28
Table 17.	UFDFPN5 - 1.7 × 1.4 mm, 0.55 mm thickness, ultra thin fine pitch	
	dual flat package, no lead - package mechanical data	30
Table 18.	TSSOP8 – 3 x 4.4 mm, 0.65 mm pitch, 8-lead thin shrink small outline,	
	package mechanical data	32
Table 19.	SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width,	
	package mechanical data	
Table 20.	PDIP8 – 8-pin plastic DIP, 0.25 mm lead frame, package mechanical data	35
Table 21.	UFDFPN8 - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual	
	flat package mechanical data	
Table 22.	Ordering information scheme	38
Table 23.	Document revision history	40



# List of figures

Figure 1.	Logic diagram	. 6
Figure 2.	8-pin package connections, top view	
Figure 3.	UFDFPN5 (DFN5) package connections	
Figure 4.	Block diagram	
Figure 5.	I <sup>2</sup> C bus protocol	
Figure 6.	Write mode sequences with $\overline{\text{WC}}$ = 0 (data write enabled)	15
Figure 7.	Write mode sequences with $\overline{WC}$ = 1 (data write inhibited)	
Figure 8.	Write cycle polling flowchart using ACK	
Figure 9.	Read mode sequences	
Figure 10.	AC measurement I/O waveform	22
Figure 11.	Maximum Rbus value versus bus parasitic capacitance (Cbus) for	
	an I2C bus at maximum frequency fC = 400 kHz	29
Figure 12.	AC waveforms	
Figure 13.	UFDFPN5 – 1.7x1.4 mm, 0.55 mm thickness, ultra thin fine pitch	
	dual flat package, no lead - package outline	30
Figure 14.	UFDFPN5 - 5-lead, 1.7 × 1.4 mm, 0.55 mm thickness, ultra thin fine pitch	
	dual flat package, no lead recommended footprint	31
Figure 15.	TSSOP8 – 3x4.4 mm, 0.65 mm pitch, 8-lead thin shrink small outline,	
	package outline	
Figure 16.	SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package outline .	33
Figure 17.	SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width,	
	package recommended footprint	34
Figure 18.	PDIP8 – 8-pin plastic DIP, 0.25 mm lead frame, package outline	35
Figure 19.	UFDFPN8 - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual	
	flat package outline	36
Figure 20.	UFDFPN8 - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual	
	flat recommended footprint	37



## 1 Description

The M24C01(C02) is a 1(2)-Kbit  $I^2$ C-compatible EEPROM (Electrically Erasable PROgrammable Memory) organized as 128 (256) × 8 bits.

The M24C01/02-W can be accessed with a supply voltage from 2.5 V to 5.5 V, the M24C01/02-R can be accessed with a supply voltage from 1.8 V to 5.5 V, and the M24C02-F can be accessed either with a supply voltage from 1.7 V to 5.5 V (over the full temperature range) or with an extended supply voltage from 1.6 V to 1.7 V if the temperature is reduced to 0 °C/ 85 °C. All these devices operate with a maximum clock frequency of 400 kHz.

VCC

BO-E2

M24xxx

SCL

WC

VSS

Al01844f


Figure 1. Logic diagram

Table 1. Signal names

Signal name	Function	Direction
E2, E1, E0 <sup>(1)</sup>	Chip Enable	Input
SDA	Serial Data	1/0
SCL	Serial Clock	Input
WC	Write Control	Input
V <sub>CC</sub>	Supply voltage	-
V <sub>SS</sub>	Ground	-


<sup>1.</sup> Signal not connected in the DFN5 package.

Figure 2. 8-pin package connections, top view



6/42 DocID024020 Rev 6

Figure 3. UFDFPN5 (DFN5) package connections



Inputs E2, E1, E0 are not connected, therefore read as (000). Please refer to Section 2.3 for further explanations.

### 2 Signal description

#### 2.1 Serial Clock (SCL)

The signal applied on the SCL input is used to strobe the data available on SDA(in) and to output the data on SDA(out).

### 2.2 Serial Data (SDA)

SDA is an input/output used to transfer data in or data out of the device. SDA(out) is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull-up resistor must be connected from Serial Data (SDA) to  $V_{CC}$  (*Figure 11* indicates how to calculate the value of the pull-up resistor).

### 2.3 Chip Enable (E2, E1, E0)

(E2,E1,E0) input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit device select code. These inputs must be tied to  $V_{CC}$  or  $V_{SS}$ , as shown in *Table 2: Device select code*. When not connected (left floating), these inputs are read as low (0).

For the UFDFPN5 package, the (E2,E1,E0) inputs are not connected, therefore read as (0,0,0).

## 2.4 Write Control (WC)

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control (WC) is driven high. Write operations are enabled when Write Control (WC) is either driven low or left floating.

When Write Control ( $\overline{WC}$ ) is driven high, device select and address bytes are acknowledged, Data bytes are not acknowledged.

## 2.5 V<sub>SS</sub> (ground)

V<sub>SS</sub> is the reference for the V<sub>CC</sub> supply voltage.

## 2.6 Supply voltage (V<sub>CC</sub>)

### 2.6.1 Operating supply voltage (V<sub>CC</sub>)

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied (see Operating conditions in *Section 8: DC and AC parameters*). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

577

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle  $(t_W)$ .

#### 2.6.2 Power-up conditions

The  $V_{CC}$  voltage has to rise continuously from 0 V up to the minimum  $V_{CC}$  operating voltage (see Operating conditions in *Section 8: DC and AC parameters*).

#### 2.6.3 Device reset

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until  $V_{CC}$  has reached the internal reset threshold voltage. This threshold is lower than the minimum  $V_{CC}$  operating voltage (see Operating conditions in *Section 8: DC and AC parameters*). When  $V_{CC}$  passes over the POR threshold, the device is reset and enters the Standby Power mode; however, the device must not be accessed until  $V_{CC}$  reaches a valid and stable DC voltage within the specified  $[V_{CC}(min), V_{CC}(max)]$  range (see Operating conditions in *Section 8: DC and AC parameters*).

In a similar way, during power-down (continuous decrease in  $V_{CC}$ ), the device must not be accessed when  $V_{CC}$  drops below  $V_{CC}$  (min). When  $V_{CC}$  drops below the threshold voltage, the device stops responding to any instruction sent to it.


#### 2.6.4 Power-down conditions

During power-down (continuous decrease in  $V_{CC}$ ), the device must be in the Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).

# 3 Memory organization


The memory is organized as shown below.

Figure 4. Block diagram



## 4 Device operation

The device supports the I<sup>2</sup>C protocol. This is summarized in *Figure 5*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The device is always a slave in all communications.



#### 4.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition.

#### 4.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read instruction that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode.

A Stop condition at the end of a Write instruction triggers the internal Write cycle.

#### 4.3 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven low.

#### 4.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9<sup>th</sup> clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.



### 4.5 Device addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in *Table 2* (most significant bit first).

When using the DFN5 package, the Ei pins are not accessible. These inputs are read as low (0).

As a result, to properly communicate with the device in DFN5 package, the E0, E1 and E2 bits must always be set to logic 0 for any operation. See *Table 2*.

Device type identifier<sup>(1)</sup> Chip Enable address R/W **Package** b7 b6 b5 b4 b3 b2 b1 b0 TSSOP8,SO8,PDIP8, 1 0 0 E2 E1 R/W 1 E0 **UFDFPN8** DFN5 1 0 1 0 0 0 0 R/W

Table 2. Device select code

The 8<sup>th</sup> bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9<sup>th</sup> bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode.



<sup>1.</sup> The MSB b7 is sent first.

#### 5 Instructions

### 5.1 Write operations

Following a Start condition the bus master sends a device select code with the  $R/\overline{W}$  bit  $(R\overline{W})$  reset to 0. The device acknowledges this, as shown in *Figure 5*, and waits for the address byte. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Table 3. Address byte

A7 A6 A5 A4 A3 A2	A1 A0	A0
-------------------	-------	----

When the bus master generates a Stop condition immediately after a data byte Ack bit (in the " $10^{th}$  bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle  $t_W$  is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition and the successful completion of an internal Write cycle  $(t_W)$ , the device internal address counter is automatically incremented to point to the next byte after the last modified byte.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

If the Write Control input (WC) is driven High, the Write instruction is not executed and the accompanying data bytes are *not* acknowledged, as shown in *Figure 6*.

#### 5.1.1 Byte Write

After the device select code and the address byte, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control ( $\overline{WC}$ ) being driven high, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 5*.





Figure 6. Write mode sequences with  $\overline{WC} = 0$  (data write enabled)

#### 5.1.2 Page Write

The Page Write mode allows up to 16 byte to be written in a single Write cycle, provided that they are all located in the same page in the memory: that is, the most significant memory address bits, A8/A4, are the same. If more bytes are sent than will fit up to the end of the page, a "roll-over" occurs, i.e. the bytes exceeding the page end are written on the same page, from location 0.

The bus master sends from 1 to 16 byte of data, each of which is acknowledged by the device if Write Control (WC) is low. If Write Control (WC) is high, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck, as shown in *Figure 6*. After each transferred byte, the internal page address counter is incremented.

The transfer is terminated by the bus master generating a Stop condition.



#### 5.1.3 Minimizing Write delays by polling on ACK

The maximum Write time  $(t_w)$  is shown in AC characteristics tables in Section 8: DC and AC parameters, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 8, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).




Figure 8. Write cycle polling flowchart using ACK

### 5.2 Read operations

Read operations are performed independently of the state of the Write Control ( $\overline{WC}$ ) signal.

After the successful completion of a Read operation, the device internal address counter is incremented by one, to point to the next byte address.

For the Read instructions, after each byte read (data out), the device waits for an acknowledgment (data in) during the 9th bit time. If the bus master does not acknowledge during this 9th time, the device terminates the data transfer and switches to its Standby mode.

Figure 9. Read mode sequences ACK NO ACK Current Address Dev select Data out Read Start Stop R/W ACK ACK ACK NO ACK Random Address Byte address Dev select Dev select Data out Read Start Start R/W R/W ACK ACK NO ACK ACK Sequential Current Dev select Data out 1 Data out N Read Start R/W ACK ACK ACK ACK Sequential Random Byte address Dev select Dev select ' Data out 1 Read Start Start R/W R/W **ACK** NO ACK Data out N AI01942b

#### 5.2.1 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in *Figure 8*) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the RW bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

#### 5.2.2 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the R/W bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 8*, *without* acknowledging the byte.

#### 5.2.3 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure 8*.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter "rolls-over", and the device continues to output data from memory address 00h.

Note:

For device delivered in DFN5 package, after the last memory address (7Fh for a 1Kbit and FFh for a 2Kbit), the address counter doesn't roll-over to the memory address 00h. The next addresses and data bytes outputted are therefore undefined and not guarantee.

The address counter will contain meaningful address value only after a Random Address Read (with address value between 0 and 7E for 1Kb and FE for 2 Kb) has been performed.



# 6 Initial delivery state

The device is delivered with all the memory array bits set to 1 (each byte contains FFh).



## 7 Maximum rating

Stressing the device outside the ratings listed in *Table 4* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
	Ambient operating temperature	-	130	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
_	Lead temperature during soldering	see note <sup>(1)</sup>		°C
T <sub>LEAD</sub>	PDIP-specific lead temperature during soldering	-	260 <sup>(2)</sup>	°C
I <sub>OL</sub>	DC output current (SDA = 0)	-	5	mA
V <sub>IO</sub>	Input or output range	-0.50	6.5	V
V <sub>CC</sub>	Supply voltage	-0.50	6.5	V
V <sub>ESD</sub>	Electrostatic pulse (Human Body model) <sup>(3)</sup>	-	3000	V

Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb-free assembly), the ST ECOPACK2® 7191395 specification, and the European directive on Restrictions of Hazardous Substances (RoHS directive 2011/65/EU of July 2011).

<sup>2.</sup>  $T_{LEAD}$  max must not be applied for more than 10 s.

<sup>3.</sup> Positive and negative pulses applied on different combinations of pin connections, according to AEC-Q100-002 (compliant with ANSI/ESDA/JEDEC JS-001-2012 standard, C1=100 pF, R1=1500  $\Omega$ ).

## 8 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device.

Table 5. Operating conditions (voltage range W)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	2.5	5.5	V
T <sub>A</sub>	Ambient operating temperature	<b>-40</b>	85	°C
f <sub>C</sub>	Operating clock frequency	-	400	kHz

Table 6. Operating conditions (voltage range R)

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.8	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C
f <sub>C</sub>	Operating clock frequency	-	400	kHz


Table 7. Operating conditions (voltage range F)

Symbol	Parameter	Min.		Max.	Unit		
V <sub>CC</sub>	Supply voltage	1.60	1.65	1.70	5.5	V	
T <sub>A</sub>	Ambient operating temperature: READ	-40	-40	-40	85	°C	
	Ambient operating temperature: WRITE	0	-20	-40	85		
f <sub>C</sub>	Operating clock frequency	-	-	-	400	kHz	

Table 8. AC measurement conditions

Symbol	Parameter	Min.	Max.	Unit
C <sub>bus</sub>	Load capacitance	0	100	pF
-	SCL input rise/fall time, SDA input fall time	-	50	ns
-	Input levels	0.2 V <sub>CC</sub> to 0.8 V <sub>CC</sub>		V
-	Input and output timing reference levels	0.3 V <sub>CC</sub> to 0.7 V <sub>CC</sub>		V

Figure 10. AC measurement I/O waveform



22/42 DocID024020 Rev 6

Table 9. Input parameters

Symbol	Parameter <sup>(1)</sup>	Test condition	Min.	Max.	Unit
C <sub>IN</sub>	Input capacitance (SDA)	-	-	8	pF
C <sub>IN</sub>	Input capacitance (other pins)	-	-	6	pF
Z <sub>L</sub>	Input impodance (Fi WC)	$V_{IN}$ < 0.3 $V_{CC}$	15	70	kΩ
Z <sub>H</sub>	Input impedance (Ei, WC)	V <sub>IN</sub> > 0.7 V <sub>CC</sub>	500	-	kΩ

<sup>1.</sup> Characterized only, not tested in production.

Table 10. Cycling performance<sup>(1)</sup>

Symbol	Parameter	Test condition	Max.	Unit
Ncycle	Write cycle	$T_A \le 25 \text{ °C}, V_{CC}(\text{min}) < V_{CC} < V_{CC}(\text{max})$	4,000,000	Write cycle
INCYCIC	endurance	$T_A$ = 85 °C, $V_{CC}$ (min) < $V_{CC}$ < $V_{CC}$ (max)	1,200,000	vviite cycle

<sup>1.</sup> Cycling performance for products identified by process letter T.

Table 11. Memory cell data retention

Parameter	Test condition	Min.	Unit	
Data retention <sup>(1)</sup>	T <sub>A</sub> = 55 °C	200	Year	

For products identified by process letter T. The data retention behavior is checked in production, while the 200-year limit is defined from characterization and qualification results.

Table 12. DC characteristics (M24C01/02-W, device grade 6)

Symbol	Parameter	Test conditions (in addition to those in <i>Table 5</i> and <i>Table 8</i> )	Min.	Max.	Unit
ILI	Input leakage current (SCL, SDA, E2, E1)	$V_{IN} = V_{SS}$ or $V_{CC}$ , device in Standby mode	-	± 2	μΑ
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: $V_{SS}$ or $V_{CC}$	-	± 2	μA
1	Supply current (Read)	$V_{CC}$ = 5.5 V, $f_c$ = 400 kHz	-	1 <sup>(1)</sup>	mA
Icc	Supply current (Neau)	$V_{CC}$ = 2.5 V, $f_{c}$ = 400 kHz	-	1	mA
I <sub>CC0</sub>	Supply current (Write)	During $t_W$ , 2.5 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V	-	0.5 <sup>(2)</sup>	mA
l	Standby supply	Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5$ V	-	2	μA
I <sub>CC1</sub>	current	Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5.5$ V	-	3	μΑ
V <sub>IL</sub>	Input low voltage (SCL, SDA, WC)	-	-0.45	0.3 V <sub>CC</sub>	V
V <sub>IH</sub>	Input high voltage (SCL, SDA, WC)	-	0.7 V <sub>CC</sub>	V <sub>CC</sub> +1	٧
V <sub>OL</sub>	Output low voltage	$I_{OL}$ = 2.1 mA, $V_{CC}$ = 2.5 V or $I_{OL}$ = 3 mA, $V_{CC}$ = 5.5 V	-	0.4	٧

<sup>1. 2</sup> mA for devices identified by process letter G or S.

577

Characterized only (not tested in production) for devices identified by process letter T. I<sub>CC0(max)</sub> is lower than 0.5 mA when writing data with an ambient temperature greater than 25 °C.

<sup>3.</sup> The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle t<sub>W</sub> (t<sub>W</sub> is triggered by the correct decoding of a Write instruction).

Table 13. DC characteristics (M24C01/02-R device grade 6)

Symbol	Parameter	Test conditions <sup>(1)</sup> (in addition to those in <i>Table 6</i> and <i>Table 8</i> )	Min.	Max.	Unit
ILI	Input leakage current (Ei, SCL, SDA)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , device in Standby mode	-	± 2	μΑ
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: $V_{\rm SS}$ or $V_{\rm CC}$	-	± 2	μΑ
I <sub>CC</sub>	Supply current (Read)	$V_{CC} = 1.8 \text{ V}, f_c = 400 \text{ kHz}$	-	0.8	mA
I <sub>CC0</sub>	Supply current (Write)	During $t_W$ $V_{CC} = 1.8 \text{ V} \le V_{CC} \le 2.5 \text{ V}$	-	0.5 <sup>(2)</sup>	mA
I <sub>CC1</sub>	Standby supply current	Device not selected <sup>(3)</sup> , V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , V <sub>CC</sub> = 1.8 V	-	1	μΑ
V	Input low voltage	2.5 V ≤ V <sub>CC</sub>	-0.45	0.3 V <sub>CC</sub>	٧
V <sub>IL</sub>	(SCL, SDA, WC)	V <sub>CC</sub> < 2.5 V		0.25 V <sub>CC</sub>	V
V	Input high voltage (SCL, SDA)	V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	6.5	٧
V <sub>IH</sub>	Input high voltage (WC)	V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	V <sub>CC</sub> + 0.6	٧
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 0.7 mA, V <sub>CC</sub> = 1.8 V	-	0.2	V

<sup>1.</sup> If the application uses the voltage range R device with 2.5 V ≤V<sub>cc</sub> ≤5.5 V and -40 °C < T<sub>A</sub> < +85 °C, please refer to *Table 12* instead of this table.

<sup>2.</sup> Characterized only (not tested in production) for devices identified by process letter T.

<sup>3.</sup> The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write instruction).

Table 14. DC characteristics (M24C02-F, device grade 6)

Symbol	Parameter	Test conditions <sup>(1)</sup> (in addition to those in <i>Table 7</i> and <i>Table 8</i> )	Min.	Max.	Unit
I <sub>LI</sub>	Input leakage current (Ei, SCL, SDA)	$V_{IN} = V_{SS}$ or $V_{CC}$ , device in Standby mode	-	± 2	μΑ
I <sub>LO</sub>	Output leakage current	$V_{OUT} = V_{SS}$ or $V_{CC}$ , SDA in Hi-Z	-	± 2	μΑ
I <sub>CC</sub>	Supply current (Read)	$V_{CC}$ = 1.6 V or 1.7 V, $f_c$ = 400 kHz	-	0.8	mA
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub> , V <sub>CC</sub> ≤ 1.8V	-	0.5 <sup>(2)</sup>	mA
I <sub>CC1</sub>	Standby supply current	Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} \le 1.8$ V	-	1	μΑ
V	Input low voltage	2.5 V ≤ V <sub>CC</sub>	-0.45	0.3 V <sub>CC</sub>	V
V <sub>IL</sub>	(SCL, SDA, WC)	V <sub>CC</sub> < 2.5 V	-0.45	0.25 V <sub>CC</sub>	V
V	Input high voltage (SCL, SDA)	V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	6.5	V
V <sub>IH</sub>	Input high voltage (WC)	V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	V <sub>CC</sub> +0.6	V
V <sub>OL</sub>	Output low voltage	$I_{OL} = 0.7 \text{ mA}, V_{CC} \le 1.8 \text{ V}$	-	0.2	٧

If the application uses the voltage range F device with 2.5 V ≤V<sub>cc</sub> ≤5.5 V, please refer to Table 12 instead of this table.

577

<sup>2.</sup> Characterized only (not tested in production) for devices identified by process letter T.

<sup>3.</sup> The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write instruction).

Table 15. 400 kHz AC characteristics (I2C Fast-mode)

Symbol	Alt.	Parameter	Min.	Max.	Unit
$f_{\mathbb{C}}$	$f_{SCL}$	Clock frequency	-	400	kHz
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	600	-	ns
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	1300	-	ns
t <sub>QL1QL2</sub> <sup>(1)</sup>	t <sub>F</sub>	SDA (out) fall time	20 <sup>(2)</sup>	300	ns
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	(3)	(3)	ns
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	(3)	(3)	ns
t <sub>DXCH</sub>	t <sub>SU:DAT</sub>	Data in set up time	100	-	ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0	-	ns
t <sub>CLQX</sub> <sup>(4)</sup>	t <sub>DH</sub>	Data out hold time	100	-	ns
t <sub>CLQV</sub> <sup>(5)</sup>	t <sub>AA</sub>	Clock low to next data valid (access time)		900	ns
t <sub>CHDL</sub>	t <sub>SU:STA</sub>	Start condition setup time	600	-	ns
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	600	-	ns
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition set up time	600	-	ns
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	1300	-	ns
t <sub>W</sub>	t <sub>WR</sub>	Write time	-	5	ms
t <sub>NS</sub> <sup>(1)</sup>	-	Pulse width ignored (input filter on SCL and SDA) - single glitch	-	100	ns

<sup>1.</sup> Characterized only, not tested in production.

<sup>2.</sup> With  $C_L = 10 pF$ .

<sup>3.</sup> There is no min. or max. values for the input signal rise and fall times. It is however recommended by the  $I^2C$  specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when  $f_C < 400 \text{ kHz}$ .

<sup>4.</sup> The min value for  $t_{CLQX}$  (Data out hold time) of the M24xxx devices offers a safe timing to bridge the undefined region of the falling edge SCL.

 $t_{CLQV}$  is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3  $V_{CC}$  or 0.7  $V_{CC}$ , assuming that  $R_{bus} \times C_{bus}$  time constant is within the values specified in *Figure 11*.

Table 16. 100 kHz AC characteristics (I<sup>2</sup>C Standard mode)<sup>(1)</sup>

Symbol	Alt.	Parameter	Min.	Max.	Unit
f <sub>C</sub>	$f_{SCL}$	Clock frequency	-	100	kHz
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	4	-	μs
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	4.7	-	μs
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	-	1	μs
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	-	300	ns
t <sub>QL1QL2</sub> <sup>(2)</sup>	t <sub>F</sub>	SDA fall time	-	300	ns
t <sub>DXCH</sub>	t <sub>SU:DAT</sub>	Data in setup time	250	-	ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0	-	ns
t <sub>CLQX</sub> (3)	t <sub>DH</sub>	Data out hold time	200	-	ns
t <sub>CLQV</sub> <sup>(4)</sup>	t <sub>AA</sub>	Clock low to next data valid (access time)	-	3450	ns
t <sub>CHDL</sub> <sup>(5)</sup>	t <sub>SU:STA</sub>	Start condition setup time	4.7	-	μs
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	4	-	μs
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition setup time	4	-	μs
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	4.7	-	μs
t <sub>W</sub>	t <sub>WR</sub>	Write time	-	5	ms
t <sub>NS</sub> <sup>(2)</sup>	-	Pulse width ignored (input filter on SCL and SDA), single glitch	-	100	ns

Values recommended by the I<sup>2</sup>C bus Standard-mode specification for a robust design of the I<sup>2</sup>C bus application. Note that the M24xxx devices decode correctly faster timings as specified in *Table 15: 400 kHz AC characteristics (I2C Fast-mode)*.

**57**/

<sup>2.</sup> Characterized only.

To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

t<sub>CLQV</sub> is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V<sub>CC</sub> or 0.7 V<sub>CC</sub>, assuming that Rbus × Cbus time constant is within the values specified in *Figure 11*.

<sup>5.</sup> For a reStart condition, or following a Write cycle.





Figure 11. Maximum  $R_{bus}$  value versus bus parasitic capacitance ( $C_{bus}$ ) for an I2C bus at maximum frequency  $f_{C}$  = 400 kHz






## 9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK<sup>®</sup> is an ST trademark.

### 9.1 UFDFPN5 (DFN5) package information

Figure 13. UFDFPN5 – 1.7x1.4 mm, 0.55 mm thickness, ultra thin fine pitch dual flat package, no lead - package outline



On the bottom side, pin 1 is identified by the specific pad shape and, on the top side, pin 1 is defined from the orientation of the marking: when reading the marking, pin 1 is below the upper left package corner.

Table 17. UFDFPN5 - 1.7 × 1.4 mm, 0.55 mm thickness, ultra thin fine pitch dual flat package, no lead - package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>	
	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	-	0.050	0.0000	-	0.0020
b <sup>(2)</sup>	0.175	0.200	0.225	0.0069	0.0079	0.0089
D	1.600	1.700	1.800	0.0630	0.0669	0.0709
D1	1.400	1.500	1.600	0.0551	0.0591	0.0630
Е	1.300	1.400	1.500	0.0512	0.0551	0.0591
E1	0.175	0.200	0.225	0.0069	0.0079	0.0089
Х	-	0.200	-	-	0.0079	-
Y	-	0.200	-	-	0.0079	-
е	-	0.400	-	-	0.0157	-


30/42 DocID024020 Rev 6

Table 17. UFDFPN5 - 1.7 × 1.4 mm, 0.55 mm thickness, ultra thin fine pitch dual flat package, no lead - package mechanical data (continued)

Symbol		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
L	0.500	0.550	0.600	0.0197	0.0217	0.0236
L1	-	0.100	-	-	0.0039	-
k	-	0.400	-	-	0.0157	-

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Dimension b applies to plated terminal and is measured between 0.15 and 0.30mm from the terminal tip.


Figure 14. UFDFPN5 - 5-lead, 1.7 × 1.4 mm, 0.55 mm thickness, ultra thin fine pitch dual flat package, no lead recommended footprint



1. Dimensions are expressed in millimeters.

## 9.2 TSSOP8 package information

Figure 15.TSSOP8 – 3x4.4 mm, 0.65 mm pitch, 8-lead thin shrink small outline, package outline



1. Drawing is not to scale.

Table 18. TSSOP8 – 3 x 4.4 mm, 0.65 mm pitch, 8-lead thin shrink small outline, package mechanical data


Symbol		millimeters			inches <sup>(1)</sup>	
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	1.200	-	-	0.0472
A1	0.050	-	0.150	0.0020	-	0.0059
A2	0.800	1.000	1.050	0.0315	0.0394	0.0413
b	0.190	-	0.300	0.0075	-	0.0118
С	0.090	-	0.200	0.0035	-	0.0079
СР	-	-	0.100	-	-	0.0039
D	2.900	3.000	3.100	0.1142	0.1181	0.1220
е	-	0.650	-	-	0.0256	-
E	6.200	6.400	6.600	0.2441	0.2520	0.2598
E1	4.300	4.400	4.500	0.1693	0.1732	0.1772
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
α	0°	-	8°	0°	-	8°

<sup>1.</sup> Values in inches are converted from mm and rounded to four decimal digits.

32/42 DocID024020 Rev 6

### 9.3 SO8N package information

Figure 16. SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package outline



1. Drawing is not to scale.

Table 19. SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package mechanical data

package mechanical data										
Cumbal		millimeters			inches <sup>(1)</sup>					
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.				
Α	-	-	1.750	-	-	0.0689				
A1	0.100	-	0.250	0.0039	-	0.0098				
A2	1.250	-	-	0.0492	-	-				
b	0.280	-	0.480	0.0110	-	0.0189				
С	0.170	-	0.230	0.0067	-	0.0091				
D	4.800	4.900	5.000	0.1890	0.1929	0.1969				
Е	5.800	6.000	6.200	0.2283	0.2362	0.2441				
E1	3.800	3.900	4.000	0.1496	0.1535	0.1575				
е	-	1.270	-	-	0.0500	-				
h	0.250	-	0.500	0.0098	-	0.0197				
k	0°	-	8°	0°	-	8°				
L	0.400	-	1.270	0.0157	-	0.0500				
L1	-	1.040	-	-	0.0409	-				
ccc	-	-	0.100	-	-	0.0039				

1. Values in inches are converted from mm and rounded to four decimal digits.

0.6 (x8) 6 E 1.27


Figure 17. SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package recommended footprint

1. Dimensions are expressed in millimeters.

577

## 9.4 PDIP8 package information

Figure 18. PDIP8 - 8-pin plastic DIP, 0.25 mm lead frame, package outline



- 1. Drawing is not to scale.
- 2. Not recommended for new designs.

Table 20. PDIP8 - 8-pin plastic DIP, 0.25 mm lead frame, package mechanical data


Cumbal		millimeters			inches <sup>(1)</sup>	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
А	-	-	5.33	-	-	0.2098
A1	0.38	-	-	0.0150	-	-
A2	2.92	3.30	4.95	0.1150	0.1299	0.1949
b	0.36	0.46	0.56	0.0142	0.0181	0.0220
b2	1.14	1.52	1.78	0.0449	0.0598	0.0701
С	0.20	0.25	0.36	0.0079	0.0098	0.0142
D	9.02	9.27	10.16	0.3551	0.3650	0.4000
Е	7.62	7.87	8.26	0.3000	0.3098	0.3252
E1	6.10	6.35	7.11	0.2402	0.2500	0.2799
е	-	2.54	-	-	0.1000	-
eA		7.62	-	-	0.3000	-
eB	-	-	10.92	-	-	0.4299
L	2.92	3.30	3.81	0.1150	0.1299	0.1500

<sup>1.</sup> Values in inches are converted from mm and rounded to four decimal digits.



### 9.5 UFDFPN8 (DFN8) package information

Figure 19. UFDFPN8 - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package outline



- 1. Max. package warpage is 0.05 mm.
- 2. Exposed copper is not systematic and can appear partially or totally according to the cross section.
- 3. Drawing is not to scale.
- The central pad (the area E2 by D2 in the above illustration) must be either connected to VSS or left floating (not connected) in the end application.

Table 21. UFDFPN8 - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
Α	0.450	0.550	0.600	0.0177	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
b <sup>(2)</sup>	0.200	0.250	0.300	0.0079	0.0098	0.0118
D	1.900	2.000	2.100	0.0748	0.0787	0.0827
D2	1.200	-	1.600	0.0472	-	0.0630
E	2.900	3.000	3.100	0.1142	0.1181	0.1220

57


36/42 DocID024020 Rev 6

Table 21. UFDFPN8 - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat package mechanical data (continued)

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Тур	Max	Min	Тур	Max
E2	1.200	-	1.600	0.0472	-	0.0630
е	-	0.500	-		0.0197	
K	0.300	-	-	0.0118	-	-
L	0.300	-	0.500	0.0118	-	0.0197
L1	-	-	0.150	-	-	0.0059
L3	0.300	-	-	0.0118	-	-
aaa	-	-	0.150	-	-	0.0059
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee <sup>(3)</sup>	-	-	0.080	-	-	0.0031

- 1. Values in inches are converted from mm and rounded to 4 decimal digits.
- 2. Dimension b applies to plated terminal and is measured between 0.15 and 0.30 mm from the terminal tip.
- Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.


Figure 20. UFDFPN8 - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat recommended footprint



1. Dimensions are expressed in millimeters.

## 10 Ordering information

Table 22. Ordering information scheme



P or G = ECOPACK2® (RoHS compliant)

- 1. RoHS-compliant (ECOPACK1®)
- 2. Not recommended for new designs.
- 3. ECOPACK2® (RoHS compliant and free of brominated, chlorinated and antimony-oxide flame retardants)

5//

38/42 DocID024020 Rev 6

#### **Engineering samples**

Parts marked as ES or E are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences deriving from such use. In no event, will ST be liable for the customer using of these engineering samples in production. ST's quality department must be contacted prior to any decision to use these engineering samples to run qualification activity.



# 11 Revision history

Table 23. Document revision history

Date	Revision	Changes	
17-Dec-2012	1	New M24C01/02 datasheet resulting from splitting the previous datasheet M24C08-x M24C04-x M24C02-x M24C01-x (revision into separate datasheets.  Added part number M24C02-F.  Updated ESD value in <i>Table 4</i> .  Updated standby supply current values (I <sub>CCI</sub> ) in <i>Table 12</i> , <i>Table and Table 14</i> .	
24-Sep-2013	2	Added:  - Table 10: Cycling performance  - Table 7: Operating conditions (voltage range F) and Table 7: Operating conditions (voltage range F, for all other devices)  Updated:  - Features: supply voltage, write cycles and data retention  - Section 1: Description  - Note (1) under Table 4: Absolute maximum ratings  - Table 11: Memory cell data retention, Table 12: DC characteristics (M24C01/02-W, device grade 6), Table 13: DC characteristics (M24C01/02-R device grade 6), Table 14: DC characteristics (M24C02-F, device grade 6), Table 21: Ordering information scheme  - Figure 11: AC waveforms  Renamed Figure 15 and Table 21.	
06-Dec-2016	3	Updated: Section 1: Description, notes on Table 4: Absolute maximum ratings, title of Table 7: Operating conditions (voltage ran F), note 1 on Table 11: Memory cell data retention, Table 12: DC characteristics (M24C01/02-W, device grade 6), Table 13: DC characteristics (M24C01/02-R device grade 6), Table 14: DC characteristics (M24C02-F, device grade 6), Table 21: Ordering information scheme  Removed Table 7: Operating conditions (voltage range F. for all oth devices)  Added Figure 14: SO8N – 3.9x4.9 mm, 8-lead plastic small outline 150 mils body width, package recommended footprint, Engineering samples reference	
05-Apr-2017	4	Updated Section 2.3: Chip Enable (E2, E1, E0), Section 4.5: Device addressing, Section 5.2.3: Sequential Read, Table 22: Ordering information scheme  Added UFDFPN5 package in cover page and Section 9.1: UFDFPN5 (DFN5) package information	




Table 23. Document revision history (continued)

Date	Revision	Changes	
20-Apr-2017	5	Updated:  - Figure 14: UFDFPN5 - 5-lead, 1.7 × 1.4 mm, 0.55 mm thickness, ultra thin fine pitch dual flat package, no lead recommended footprint and Figure 20: UFDFPN8 - 8-lead, 2 × 3 mm, 0.5 mm pitch ultra thin profile fine pitch dual flat recommended footprint  - Note on Section 5.2.3: Sequential Read	
02-Oct-2017	6	Added reference to DFN8 and DFN5 in: Figure 3: UFDFPN5 (DFN5) package connections, Section 9.1: UFDFPN5 (DFN5) package information, Section 9.5: UFDFPN8 (DFN8) package information, Table 22: Ordering information sch	



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

42/42 DocID024020 Rev 6

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

### STMicroelectronics:

 M24C02-RMN6P
 M24C01-RMN6P
 M24C02-WMN6P
 M24C01-WMN6P
 M24C02-WDW6TP
 M24C01-WDW6TP

 M24C02-RMN6TP
 M24C01-RMN6TP
 M24C01-RDW6TP
 M24C01-WMN6TP
 M24C02-RDW6TP

 M24C02-WMN6TP
 M24C02-FMN6TP
 M24C02-FMN6TP
 M24C02-FMH6TG